1. Field of the Invention
The present invention generally relates to mixer circuits and communication apparatuses employing a mixer circuit, and more particularly to a direct demodulation circuit and a communication apparatus employing a direct demodulation circuit.
2. Description of the Related Art
Regarding a communication system having a low-frequency component in a baseband of a broadband such as WCDMA (Wideband Code Division Multiplex Access), it has recently become desirable to use a direct demodulation circuit without any external filter part so as to realize miniaturization, low cost and low electric power consumption with respect to a receiver. A direct demodulation circuit has the problem that a weak local current mixed into an RF signal is detected together with the RF signal and there arises a DC offset.
It is possible to reasonably construct a small subharmonic pumping mixer employing an APDP (anti-parallel diode pair) in which diodes are connected in anti-parallel. Also, when the frequency of the local current is set as half of a carrier frequency, it is possible to perform direct demodulation. At the same time, even if the local current with half of the carrier frequency leaks an RF signal, it is impossible for the local current to return and become a DC component. As mentioned above, the subharmonic pumping mixer has the advantage that the DC offset is not generated in principal. Thus, the subharmonic mixer can be used as a direct demodulation mixer.
An RF is supplied to an APDP 10 formed with diodes D1 and D2 via a filter formed with an L1 and a C1. In a down-conversion mixer, a local Lo is additionally supplied to the APDP via a filter formed with an L2 and a C2. When the APDP demodulates the RF, the demodulated signal is supplied to a terminal of a resistor R via a low-pass filter formed with an L3 and a C3.
As mentioned above, while a conventional subharmonic pumping mixer has the advantage that it is possible to implement the subharmonic pumping mixer with low cost and no DC offset arising due to a leak of a local signal, the subharmonic pumping mixer has some problems with respect to the gain and the noise characteristics.
Therefore, it is necessary to develop a small size, low cost and a low electric power consuming mixer circuit capable of suppressing any DC offset caused by a local leak signal and achieving better gain and noise characteristics.
It is a general object of the present invention to provide a mixer circuit and others in which at least one problem caused by the above limits and disadvantages of the related art are virtually eliminated.
A mixer circuit according to the present invention comprises: a first terminal and a second terminal to which a first differential input signal is applied; and an active element switching a short-circuit between the first terminal and the second terminal, wherein by driving the active element by a second differential input signal having a predetermined frequency, the first terminal and the second terminal are intermittently short-circuited at a predetermined multiple frequency of the predetermined frequency (for example, twice the predetermined frequency).
For example, the active element is a MOS transistor. Also, the active element is formed with two active elements connected in parallel between the first terminal and the second terminal, which are driven with a reversed phase signal of the second differential input signal.
The above mixer circuit can be realized at a small size, a low cost and with low electric power consumption. Additionally, since a signal having half of a frequency to be detected (carrier frequency) is used as a local signal, it is possible to prevent a DC offset caused by a local leak signal and achieve good gain and noise characteristics because the signal path is always maintained at less than a predetermined impedance.
Additionally, a receiver circuit according to the present invention comprises: a phase comparison circuit containing an active element switching a short-circuit between two terminals to which a first differential input signal is applied, the phase comparison circuit, by driving the active element by a second differential input signal having a predetermined frequency, intermittently switching on a short-circuit between the terminals at a predetermined multiple frequency of the predetermined frequency; a feedback circuit generating the first differential input signal based upon a signal arising between the terminals; and a latch circuit latching the second differential input signal in sync with the first differential input signal.
According to the above-mentioned receiver circuit, since the mixer circuit according to the present invention is used as a phase comparison circuit, it is possible to implement a phase comparison circuit achieving small size, low noise and high speed.
Additionally, a frequency comparison circuit according to the present invention comprises: a first phase comparison circuit containing a first active element switching a short-circuit between two terminals to which a first differential input signal is applied, the phase comparison circuit, by driving said first active element by a second differential input signal having a predetermined frequency, intermittently switching on a short-circuit between said terminals at a predetermined multiple frequency of said predetermined frequency; a second phase comparison circuit containing a second active element switching a short-circuit between two terminals to which a third differential input signal is applied, the phase comparison circuit, by driving said second active element by said second differential input signal having a predetermined frequency, intermittently switching on a short-circuit between said terminals at a predetermined multiple frequency of said predetermined frequency; and a multiplier multiplying a phase comparison result of said first phase comparison circuit and a phase comparison result of said second phase comparison circuit.
According to the above frequency comparison circuit, when the mixer circuit according to the present invention is used as a phase comparison circuit, it is possible to implement a frequency comparison circuit with a small size and low electric power consumption.
In the following, embodiments of the present invention will be described with reference to the accompanying drawings.
A mixer fundamental circuit 20 in
Regarding the mixer fundamental circuit 20 in
The equivalent circuit 20 in
As is shown in
An orthogonal digital modulation signal Re[(I+jQ)ejωct]=I cos ωct−Q sin ωct is set as an input signal. A local signal having twice the period of a carrier signal with a frequency ωc becomes HIGH once every two periods, whereby the corresponding switch S1 is switched on. On the other hand, the complementary signal of the local signal becomes HIGH once every two periods of the carrier signal, whereby the corresponding switch S2 is switched on. Since the switches S1 and S2 are alternately switched on, a signal line transmitting the input signal is short-circuited to the ground in a predetermined interval for each period of the carrier signal.
If a load resistance R1 is assumed to be enough small, an instantaneous current I0-inst generated on the output terminal o in a state of not being switched on is as follows;
I0-inst=Cp(dVa/dt).
From the instantaneous current, the output current i0 per a unit time is solved as follows;
where T is a carrier period, t0 and φ0 are a start time and a phase when the switch is switched on, respectively, and t and φ are a period and a phase period in which the switch is switched on.
Thus, if φ0=0 and the value Δφ is enough smaller than 2π, the current per unit time is given as
i0=(CpQΔφ)/2π.
If φ0=π/2 and the value Δφ is enough smaller than 2π, the current per unit time is given as
i0=(CpIΔφ)/2π.
As mentioned above, when the start time when the switch begins to be switched on is set to a zero phase and a π/2 phase, it is possible to obtain an orthogonal baseband signal.
A mixer circuit 30 contains two mixer fundamental circuits 20 as shown in
As is seen in
Signals from the mixer fundamental circuits 20 are supplied to a current sense amplifier formed with bipolar transistors 39 through 44 being at the next stage via the NMOS transistors 31 through 38. Here, the NMOS transistors 31 through 38 are provided to deliver the outputs from the mixer fundamental circuits 20 to the current sense amplifier while a demodulation signal is supplied as an output in the individual mixer fundamental circuits 20, that is, the switches in individual mixer fundamental circuits 20 are not short-circuited.
The current sense amplifier formed with the bipolar transistors 39 through 44 has a small enough input impedance. The current sense amplifier receives the demodulation signals from the mixer fundamental circuits 20 as current signals, amplifies the received signals and outputs the amplified signal as voltage signals. The output voltage signals are integrated with the capacitors 45 and 46, thereby obtaining baseband signals BB+ and BB−.
Here, in order to realize an orthogonal demodulation, a circuit having the same structure as the circuit shown in
A mixer circuit 50 in
An RF signal is supplied to bases of the transistors 55 through 58, and amplified current signals are supplied to two switches formed with the NMOS transistors 51 and 52 and the NMOS transistors 53 and 54 separately. The switch circuits correspond to those of the mixer fundamental circuit 20 formed with the NMOS transistors 21 and 22. In the second embodiment shown in
The local signals lo1 and lo5 are supplied as switch control signals to the switch circuit formed with the NMOS transistors 51 and 52. The local signals lo3 and lo7 are supplied as switch control signals to the switch circuit formed with the NMOS transistors 53 and 54. Phase relationship of the local signals is similar to the phase relationship shown in
A cascode circuit formed with the transistors 59 and 60 receives an output in an RF+ side of one switch circuit and an output in an RF− side of the other switch circuit. A cascode circuit formed with the transistors 61 and 62 receives an output in an RF− side of one switch circuit and an output in an RF+ side of the other switch circuit. The capacitors 63 and 64 integrate a voltage output from the cascode circuits to obtain baseband signals BB+ and BB−.
As mentioned above, one of the cascode circuits and a baseband signal output circuit part receive the output in the RF+ side of the one of the switch circuits and the output in the RF− side of the other of the switch circuits. Thus, even if one of the switch circuits is short-circuited, a demodulation signal is supplied from the other of the switch circuits.
The baseband signals BB+ and BB− are supplied to the common mode feedback circuit 73 via the NMOS transistors 67 and 68 and the resistors 69 and 70. Based upon a feedback signal, the common mode feedback circuit 73 adjusts the voltage of the RF signal via the resistors 71 and 72, thereby operating the mixer circuit in
A WCDMA transceiver 80 in
A signal received by the antenna 81 is divided by the duplexer 82 into a signal to be delivered to the transmitter 94 and a signal to be bandwidth-filtered. The low-noise amplifiers 83 through 85 amplify received signals from the duplexer 82 and adjust gains. The mixers 86 and 87 according to the present invention receive amplified and gain-adjusted signals. Each of the two mixers 86 and 87 receives four phase local signals from eight phase local signals produced by the polyphase VCO 93 and produces orthogonal demodulated baseband signals. The baseband signals whose out-of-band signals are suppressed with the channel selection filters 88 and 89 are converted into digital signals with the AD converters 90 and 91. The DSP 92 performs a filtering process, a rake process, a code despreading process and so on for the digital signals to retrieve a signal sent to the WCDMA transceiver 80.
When the mixer circuit according to the present invention is accommodated in the above WCDMA transceiver 80, it is possible to not only suppress a DC offset caused by a local leak signal but also achieve a large gain and a good noise characteristic even if a direct demodulation circuit having properties of small size, low cost and low electric power consumption is used.
The optical receiver circuit in
An optical input is converted into an electric signal by the photoelectric converter OE and then its waveform is shaped for the mixer fundamental circuit 102 according to the present invention. As long as the optical signal has a property of a NRZ (nonreturn-to-zero), the optical signal, which may be a binary burst signal or a random pattern, has a fundamental wave component formed of less than half of a clock signal.
In the optical receiver, it is necessary to extract the clock signal from the received signal and incorporate the received signal by using the extracted clock signal. In the construction shown in
Namely, the mixer fundamental circuit 102 detects a phase of a frequency component corresponding to the clock signal of the received signal from output signals of the VCO 103 by using the shaped received signal as a local signal, and then the detected phase is produced as a current signal. The operation regarding the mixer fundamental circuit corresponds to a phase comparison operation. Low-frequency components of the output current signal are supplied to the current sense amplifier 104 via the inductors L1 and L2. Voltage outputs of the signals amplified by the current sense amplifier 104 are returned as feedbacks to the VCO 103 via the loop filter 105 and the differential amplifier 106. The feedback signals control an oscillation of the VCO 103 and form a phase synchronous loop.
Outputs of the VCO 103 controlled by the loop become clock signals synchronous to the clock signals included in the received signal, and then the resulting clock signals are supplied to the D flip-flop 107 and 108. The D flip-flops 107 and 108 form a master-slave latch circuit and latch the received data in synch with the clocks. The latched signals are output as output signals D+ and D− via the output circuit 109.
The phase comparison unit for a received PLL of an optical fiber and binary communication is basically equivalent to a phase detector. Thus, a conventional multiplying circuit such as Gilbert cell is used as a mixer circuit in an RF receiver together with a phase comparison unit in an optical receiver. In general, since the RF signal is weak, the RF mixer should have certain properties: low noise, low phase noise, high conversion gain and low distortion. Since the PLL of the optical receiver receives a VCO output and a received data signal sufficiently amplified and clipped as its input signals, it is necessary to execute an operation at high speed instead of the requirement of high performance for noise and conversion gain. Furthermore, there might be another requirement for small size and low electric power consumption. If the mixer circuit according to the present invention is used, it is possible to implement a small and low electric power consuming optical receiver achieving high speed and low phase noise.
In the construction in
In
A frequency error fe is given by the following formula;
fe=dφ/dt≈(φt2−φt1)/ΔT.
In the vicinity of zero, the value φt2−φt1 is approximated to;
exp[j(φt2−φt1)]≈1+j(φt2−φt1).
From the above approximation, since an imaginary part of the formula exp [j(φt2−φt1)]/ΔT is an approximate value, the frequency error fe is represented by the following formula;
fe≈(sin φt2 cos φt1−cos φt2 sin φt1)/ΔT,
where ΔT is a data transition interval. In the construction shown in
In the following, a subharmonic steering mixer and its variations will be described.
The circuit structure in
As is shown in
In an embodiment of the above-mentioned mixer circuit and an embodiment of its application, a polyphase oscillation circuit is used to obtain a local signal. In the following, a description will be given of an example of a structure of such a polyphase oscillation circuit. In order to ensure the performance of individual circuits, it is preferred to use a polyphase oscillation circuit as shown in the following to provide a local signal of low-phase noise or a clock of a low-timing jitter to the above mixer circuit or a phase/frequency detector. However, the present invention is not limited to the use of the polyphase oscillation circuit.
A polyphase oscillator 200 contains a plurality of Colpitts circuits 201-1 through 201-n and a plurality of capacitors Cp. The Colpitts circuits 201-1 through 201-n are connected in a chain via the capacitors Cp and are formed as a loop by connecting both ends of the chain. The Colpitts circuits 201-1 through 201-n have identical structures. The individual Colpitts circuit contains an NMOS transistor 202, a resistor 203, a constant current source 204, an inductor L and a capacitor Cf.
When the phase difference between adjacent Colpitts circuits is small, the amplitude is enlarged by the overlap of waves. As a result, the individual Colpitts circuits work to restrict the amplitude. When an oscillation phase difference between adjacent Colpitts circuits is larger than 2π/n, there arises a portion having a small phase difference at another place in the loop, thereby restricting the amplitude at that place. As for the above process, an oscillation is attenuated through the above amplitude restriction if the oscillation has an oscillation phase difference larger than 2π/n or smaller than 2π/n. Consequently, only a wave whose oscillation phase difference between adjacent Colpitts circuits is just equal to 2π/n can grow in amplitude in collaboration with the adjacent Colpitts circuits, thereby obtaining the stable oscillation.
A polyphase oscillator 210 in
Bias voltages Vb1 through Vbn are applied to bases, which are control ends of the transistors (gates in NMOS transistors). At the starting time of an oscillation, when bias voltages are sequentially applied to a part or all of the bias voltages Vb1 through Vbn, it is possible to determine a sign of the oscillation phase difference between adjacent Colpitts circuits. Outputs of the oscillator in
Among some types of polyphase oscillation circuits, an orthogonal (four phase) oscillator is the most commonly used. The orthogonal (four phase) oscillator is formed by providing four Colpitts circuits to the oscillation circuit shown in
An orthogonal oscillation circuit 210A in
When the bias voltage Vb is supplied to the bases of the individual transistors via the resistor Rd, there arises a voltage drop in the resistor Rd in proportion of the flow amount of the current, thereby decreasing the voltage in the bases. Some cases are supposed with respect to the above problem, for example, the case in which two of four oscillation circuits oscillate together around a phase of 0° because the two oscillation circuits have close oscillation phases and the other two oscillation circuits also oscillate together around a phase of 180° because the other two oscillation circuits also have close oscillation phases. In this case, since there are base current flows corresponding to two transistors around the phases of 0° and 180°, the voltage drop in the resistor Rd becomes large, thereby considerably decreasing the base voltages. Conversely, since there are little base current flows around phases of 90° and 270°, the voltage drop does not arise in the resistor Rd, thereby rarely decreasing the base voltages. Thus, transistors are difficult to switch on around the phases of 0° and 180°, in other words, a suppression function works around the phases of 0° and 180°, whereas transistors are easy to switch on around phases of 90° and 270°, in other words, an induction function works around phases of 90° and 270°.
As mentioned above, the resistor Rd not only prevents a plurality of transistors from simultaneously switching on but also serves to avoid a phase condition in which no transistor switches on. As a result, it is possible to realize a condition in which individual Colpitts oscillation circuits separately oscillate in different phases and the base currents become constant in a whole range of phases from 0° to 360°. Namely, it is possible to realize a steady state in which four Colpitts oscillation circuits sequentially oscillate at phase differences of 90°.
The resistor Rd may be set in a range from a few ohms to scores of ohms, or an internal resistance in the source of the bias voltage Vb may function instead of the resistor Rd.
In the following, a description will be given of an oscillation frequency of a polyphase oscillation circuit with Colpitts circuits.
When adjacent Colpitts circuits in an n-phase oscillation circuit operate in a phase difference 2π/n, an oscillation phasor of the adjacent Colpitts circuits is given by the formula;
Aei(θ±2π/n),
where Aeiθ is an oscillation phasor of the Colpitts circuit of interest. Using a capacitance Cp for a connection between the adjacent Colpitts circuits, a resonant capacitance Cr is represented as follows;
Cr=Cp|2eiθ−ei(θ+2π/n)−ei(θ−2π/n)|.
The resonant capacitance Cr contributes to a charge transmission between the adjacent Colpitts circuits. Accordingly, an oscillation angle frequency is given by the following formula;
ωosc=((Cf+Cr)/(LCfCr))1/2,
whereby the oscillation angle frequency is valid in the range n≧2.
An orthogonal oscillation circuit 210B in
A Colpitts RTW oscillator 230 shown in
In the RTW oscillator, an inductance Lu per a unit length of a differential transmission line is given as follows;
Lu=(μ0/π)Log(πs/(ω+tc)+1),
where s, w and tc are an interval, a width and a thickness of the differential transmission line, respectively. Also, a phase speed vp is represented as follows;
vp=1/(LuCl/SegLen)1/2,
where Cl is a capacitance between the transmission lines, and SegLen is a unit cell length. According to the above formula, an oscillation frequency fc is given as follows;
fc=vp/(2·RingLen),
where RingLen is a circumference. By deleting the circumference RingLen from the above formula, the following formula is obatained;
fc=1/(2·(LtotCtot)1/2,
where Ltot is a total inductance including mutual inductances (which is an inductance corresponding to two entire loops because of the double loops) and Ctot is a total capacitance between differential transmission lines (which is a quarter of a total stray capacitance corresponding to the two entire loops by considering conversion from a parallel to GND into differential and serial), respectively. By representing the inductors 231 and 241 as Lc, capacitances of the capacitors 234 and 244 as Cf, and capacitances of the capacitors 237 and 247 as Cr in
fc=¼n·((Cf+Cr)/LcCfCr)1/2.
In the following, a description will be given of an optical receiver circuit wherein the mixer circuit according to the present invention is applied and the above-mentioned orthogonal (four-phase) oscillator is used.
The optical receiver circuit in
The current sense amplifiers 304-1 through 304-4 have identical circuit structures, and the circuit structure is illustrated in
The output determination circuits 307-1 through 307-4 have identical structures, and the circuit structure is illustrated in
In detail, while the signal t is HIGH, the input signals ip and in are read into gate capacitances of the NMOS transistors 345 and 346 and an offset cancel is provided by a negative-feedback via the NMOS transistors 343 and 344. While the signal 1 is HIGH, the input signals ip and in are discarded and a positive-feedback is provided in the D latch circuit. These operations realize a high-speed read.
In
In the optical receiver, it is necessary to extract a clock signal from a received signal and retrieve the received signal by using the clock signal. As mentioned above, the mixer circuit according to the present invention makes it possible to detect a phase of a frequency of a carrier signal by using a local signal with half of the carrier frequency. In the structure shown in
Since each of the four mixer circuits supplies the phase comparison results of individual in-phase clocks to the current sense amplifier, it is possible to realize a 4 way-interleaved operation. For example, when a received optical signal has 40 GHz, individual four phase clock signals generated by the VCO 303 have 10 GHz. As a result, it is possible to detect a data signal at 40 GHz by using the output determination circuits 307-1 through 307-4 that operate at 10 GHz.
Loop-controlled clock outputs of the VCO 303 are supplied to the output determination circuits 307-1 through 307-4. As mentioned above, the output determination circuits 307-1 through 307-4 formed with two high-speed D flip-flops maintain received data as their output signals through the latch operation synchronous with the clock.
In the above-mentioned embodiments, when the mixer circuit according to the present invention is used, it is possible to realize an optical receiver having the properties of being small sized, low electric power consuming, high speed and with a low phase noise. Furthermore, when the orthogonal (four-phase) oscillation circuit is used as a VCO formed in a phase synchronous loop, it is possible to receive and detect a high-speed optical signal reliably and easily. As is described with reference to
It is possible to realize a mixer circuit according to the present invention with a small size, low cost and low electric power consumption. In addition, since a signal having half of a frequency to be detected (carrier frequency) is used as the local signal, it is possible to achieve a high gain and a good noise characteristic because a DC offset caused by a local leak signal is not generated and a signal path always has an impedance less than a constant value.
Additionally, when the mixer circuit according to the present invention is used as a phase comparison circuit in a receiver circuit, it is possible to realize a small-sized, low-noise and high-speed phase comparison circuit.
The present invention is not limited to the specifically disclosed embodiments, and variations and modifications may be made without departing from the scope of the present invention.
The present application is based on Japanese priority applications No. 2001-323843 filed Oct. 22, 2001 and No. 2002-158275 filed May 30, 2002, the entire contents of which are hereby incorporated by reference.
Number | Date | Country | Kind |
---|---|---|---|
2001-323843 | Oct 2001 | JP | national |
2002-158275 | May 2002 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
4499602 | Hermeling et al. | Feb 1985 | A |
4977617 | Sharma et al. | Dec 1990 | A |
6255889 | Branson | Jul 2001 | B1 |
6329864 | Suematsu et al. | Dec 2001 | B1 |
6560293 | Alelyunas et al. | May 2003 | B1 |
6587678 | Molnar et al. | Jul 2003 | B1 |
6654595 | Dexter | Nov 2003 | B1 |
6711396 | Bergsma et al. | Mar 2004 | B1 |
6785530 | Hatcher et al. | Aug 2004 | B1 |
20030020514 | Takeo et al. | Jan 2003 | A1 |
Number | Date | Country | |
---|---|---|---|
20030094976 A1 | May 2003 | US |