Modal adaptive antenna using reference signal LTE protocol

Information

  • Patent Grant
  • 10116050
  • Patent Number
    10,116,050
  • Date Filed
    Tuesday, August 8, 2017
    6 years ago
  • Date Issued
    Tuesday, October 30, 2018
    5 years ago
Abstract
One or more input signals are used to generate a Pseudo noise generator and re-inject the signal to obtain a more efficient method of control of a receiver using adaptive antenna array technology. The antenna array automatically adjusts its direction to the optimum using information obtained from the input signal by the receiving antenna elements. The input signals may be stored in memory for retrieval, comparison and then used to optimize reception. The difference between the outputs of the memorized signals and the reference signal is used as an error signal. One or multiple Modal antennas, where the Modal antenna is capable of generating several unique radiation patterns, can implement this optimization technique in a MIMO configuration.
Description
BACKGROUND OF THE INVENTION
Field of the Invention

This invention relates to wireless communication systems, and more particularly, to a modal adaptive antenna system and related signal receiving methods for long term evolution (LTE) networks.


Description of the Related Art

In a classical operation of a smart antenna system, the array input vectors are applied to multipliers forming the adaptive array, a summing circuit and an adaptive processor for adjusting the weights.


The signals are multiplied by weighted outputs from the adaptive processor. It takes a long period of time for the adaptive processor to process the calculations. Additionally, the adaptive processor is complicated. Consequently it is difficult to apply a classical scheme.


It is generally known in the art that these classical systems require extended periods of time for the adaptive processor to process calculations for signal receiving. Additionally, the circuit of the adaptive processor is complicated, and therefore it is difficult to apply the conventional smart antenna system to LTE mobile communications.


Modernly, it is therefore a requirement in the dynamic field of mobile communications to provide improved and more efficient methods of signal receiving and processing. Current trends and demand in the industry continue to drive improvements in signal receiving and processing for mobile LTE communications systems.


SUMMARY OF THE INVENTION

A single or multiple input signals are used to generate a Pseudo noise generator and re-inject the signal to obtain a more efficient method of control of a receiver using adaptive antenna array technology. The antenna array automatically adjusts its direction to the optimum using information obtained from the input signal by the receiving antenna elements. The input signals may be stored in memory for retrieval, comparison and then used to optimize reception. The difference between the outputs of the memorized signals and the reference signal is used as an error signal. One or multiple Modal antennas, where the Modal antenna is capable of generating several unique radiation patterns, can implement this optimization technique in a MIMO configuration.





BRIEF DESCRIPTION OF THE DRAWINGS

These and other attributes of the invention are further described in the following detailed description of the invention, particularly when reviewed in conjunction with the drawings, wherein:



FIG. 1 shows an adaptive antenna system with a circuit block coupled to a comparator, counter, adaptive processor, automatic tuning module and lookup table, wherein the adaptive antenna system is configured to provide voltage signals for controlling active tuning components of a modal antenna for varying a corresponding radiation mode thereof.



FIG. 2 shows a two-antenna array, each of the antennas includes a modal antenna, wherein each modal antenna is coupled to a circuit block and adaptive processor, each of the respective circuit blocks are illustrated with at least a summing circuit, filter, limiter, code generator.



FIG. 3 shows a two-antenna array, each of the antennas includes a modal antenna, wherein each modal antenna is coupled to a circuit block, and each circuit block is coupled to a shared adaptive processor.



FIG. 4 shows a multi-input multi-output (MIMO) antenna processing system for providing voltage signals to active tuning components of a modal antenna.



FIG. 5 shows up to “N” modal antennas and “N” circuit blocks can be combined with an adaptive processor to provide an N-element antenna array.



FIG. 6 shows a modal antenna including a main antenna element (radiating element) and two parasitic elements each coupled to a corresponding active tuning component, wherein voltages are used to alter a state of the active tuning components and associated parasitic elements.



FIG. 7 shows a process for optimizing the antenna system.





DETAILED DESCRIPTION

In the following description, for purposes of explanation and not limitation, details and descriptions are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to those skilled in the art that the present invention may be practiced in other embodiments that depart from these details and descriptions.


A multimode antenna, or “modal antenna”, is described in commonly owned U.S. Pat. No. 7,911,402, issued Mar. 22, 2011, hereinafter referred to as the “'402 patent”, the contents of which are incorporated by reference. The modal antenna of the '402 patent generally comprises an isolated magnetic dipole (IMD) element having one or more resonance portions thereof disposed above a circuit board to form a volume of the antenna. A first parasitic element is positioned between the IMD element and the circuit board within the volume of the antenna. A second parasitic element is positioned adjacent to the IMD element but outside of the antenna volume. Due to proximity of these parasitic elements and other factors, the first parasitic element is adapted to shift a frequency response of the antenna to actively tune one or more of the antenna resonance portions, and the second parasitic element is adapted to steer the antenna beam. In sum, the modal antenna of the '402 patent is capable of frequency shifting and beam steering. Moreover, where the antenna beam comprises a null, the null can be similarly steered such that the antenna can be said to be capable of null steering. For purposes of illustration, the modal antenna of the '402 patent provides a suitable example for use in the invention; however, it will be understood that other modal antennas may be used with some variation to the embodiments described herein.


Now turning to the drawings, FIG. 1 shows an antenna circuit (Block A is detailed in FIG. 2). An output S11-1 from Block A is compared with voltage reference signal Vref at comparator 112. The output of the comparator 112 increments or decrements a counter 113 based upon the comparator 112 output. The counter output signal S11-2 in conjunction with an output S11-3 from the adaptive processor 111, and a bi-directional signal S11-4a from the automatic tuning module 115, determine the output required from the look-up table 114. This resultant signal S11-4b in conjunction with signal S11-5 from the adaptive processor 111 are used to determine the outputs V1 and V2 from the automatic tuning module 115. See FIG. 6 for the physical representation of the application of V1 and V2.



FIG. 2 shows a modal antenna system for LTE communication, modal antenna 1 is coupled to Block A, and the combination provides “n” modes for use with the Block A circuit and the adaptive processor 1. A second modal antenna, Modal antenna 2, is shown coupled to a Block B and also provides “n” modes for use with the Block B circuit and adaptive processor 2. Note that “n” modes means any integer greater than one. This two-antenna system can be used in a MIMO antenna configuration.



FIG. 3 illustrates another embodiment where a first modal antenna “Modal antenna 1” is coupled to circuit Block A and the combination provides “n” Modes for use with the Block A circuit. Modal antenna 2 is coupled to Block B and provides “n” modes for use with the Block B circuit. A common adaptive processor is used with the two-antenna configuration. One of the modes from Modal antenna 1 can be used as a reference signal for optimizing Modal antenna 2, and/or one of the Modes from Modal antenna 2 can be used to optimize Modal antenna 1. This two-antenna system can be used in a MIMO antenna configuration.



FIG. 4 illustrates a multi-antenna Modal adaptive system. One or more inputs Ai are coupled to the Block A circuit and one or more inputs Bi are coupled to Block B circuit. The inputs Ai and Bi can be supplied by a Modal antenna.


One of the inputs Ai are used as a reference signal and fed to a comparator and compared with voltage reference signal Vref at first comparator 112. The output of the comparator 112 increments or decrements a counter 113 based upon the comparator 112 output. The counter output signal S11-2 in conjunction with an output S11-3 from the adaptive processor 111 and a bi-directional signal S11-4a from the automatic tuning module 115 determine the output required from the look-up table 114. This resultant signal 11-4b in conjunction with signal S11-5 from the Adaptive Processor 111 are used to determine the outputs V1 and V2 from the automatic tuning module 115. See FIG. 6 for the physical representation of the application of V1 and V2.


One of the inputs Bi are used as a reference signal and fed to a second comparator and compared with voltage reference signal Vref at second comparator 122. The output of the second comparator 122 increments or decrements a second counter 123 based upon the second comparator 122 output. The second counter output signal S21-2 in conjunction with an output S21-3 from the adaptive processor 111 and a second bi-directional signal 521-4a from the second automatic tuning module 125 determine the second output required from the second look-up table 124. This resultant signal 21-4b in conjunction with signal S21-5 from the adaptive processor 111 are used to determine the outputs V3 and V4 from the second automatic tuning module 125. See FIG. 6 for the physical representation of the application of V3 and V4.



FIG. 5 shows an embodiment implementing “n” Modal antennas coupled to N Block circuits, respectively, with all Modal antenna/Block circuits controlled by a single adaptive processor, thereby forming an “n” Modal antenna array.



FIG. 6 illustrates an exemplary physical example of a Modal antenna with voltages V1 and V2 applied to parasitic elements 1 and 2 used to modify the angle of maxima and/or minima of the radiation pattern (or any other parameters driving the antenna performance) for the Main Antenna 1 (radiating element) as shown for Mode 1 through Mode N. The voltages V1 and V2 are derived from a look-up table and are generated based upon changes in the input signals utilizing the methods described herein.



FIG. 7 illustrates a flow diagram describing the process of sampling the response from the multiple antenna modes and developing weights for each mode. A pilot signal 70 is received when the antenna mode 71 is set to the first mode. A second pilot signal 72 is sampled with the antenna set to the second mode 73 and this process is repeated until all modes have been sampled. An estimation of antenna performance that occurs between sampled modes 74 is made. Weights are evaluated for the processor 75 based upon the sampled antenna responses for the various modes n. The adaptive process is highlighted starting in 70a where a pilot signal is received for antenna mode 171a. The receive response is stored and compared to previous received responses for mode 1 and estimates are made for receive response for the other antenna modes 72a and 73a. An estimate of antenna performance between sampled modes is performed 74a. Weights are evaluated for the processor 75a based on the sampled and estimated antenna response for the modes.


While the invention has been shown and described with reference to one or more certain preferred embodiments thereof, it will be understood by those having skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.

Claims
  • 1. A multi-input multi-output (MIMO) antenna processing system comprising: a first automatic tuning module configured to communicate first voltage signals to active components associated with a first modal antenna, wherein a first input of the first automatic tuning module is generated from a first lookup table and a second input of the first automatic tuning module is communicated from a first adaptive processor; anda second automatic tuning module configured to communicate second voltage signals to active components associated with a second modal antenna, wherein a first input of the second automatic tuning module is generated from a second lookup table and a second input of the second automatic tuning module is communicated from one of: the first adaptive processor or a second adaptive processor.
  • 2. The MIMO antenna processing system of claim 1, wherein the first adaptive processor is coupled to a first circuit block.
  • 3. The MIMO antenna processing system of claim 2, wherein the first adaptive processor is further coupled to a second circuit block.
  • 4. The MIMO antenna processing system of claim 3, wherein the system is configured to store error signals outputted from the first adaptive processor in memory for retrieval and comparison to optimize antenna modes related to the first and second circuit blocks.
  • 5. The MIMO antenna processing system of claim 4, wherein reference signals from the first and second circuit blocks are used to generate additional signals for controlling the first adaptive processor.
  • 6. The MIMO antenna processing system of claim 2, wherein the second adaptive processor is further coupled to a second circuit block.
  • 7. The MIMO antenna processing system of claim 6, further comprising: the first circuit block coupled to a first comparator and first counter, the first comparator configured to receive inputs from the first circuit block and compare with a reference voltage communicated to the first comparator from the adaptive processor, the first counter is configured to receive a first comparator output signal from the first comparator, and a first counter output of the first counter is configured for communication with the first automatic tuning module and the lookup table associated; andthe second circuit block coupled to a second comparator and second counter, the second comparator configured to receive inputs from the second circuit block and compare with a reference voltage communicated to the second comparator from the adaptive processor, the second counter is configured to receive a second comparator output signal from the second comparator, and a second counter output of the second counter is configured for communication with the second automatic tuning module and the lookup table associated;wherein the first voltage signals associated with the first automatic tuning module are determined from the lookup table based on a combination of the first counter output signal, a first output signal associated with the adaptive processor, and a first bi-directional signal associated with the first automatic tuning module; andwherein the second voltage signals associated with the second automatic tuning module are determined from the lookup table based on a combination of the second counter output signal, a second output signal associated with the adaptive processor, and a second bi-directional signal associated with the second automatic tuning module.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a CON of U.S. patent application Ser. No. 15/261,840, filed Sep. 9, 2016; which is a continuation in part (CIP) of U.S. Ser. No. 14/109,789, filed Dec. 13, 2013; which is a CON of U.S. patent application Ser. No. 13/548,895, filed Jul. 13, 2012, now U.S. Pat. No. 8,633,863, issued Jan. 21, 2014; which is a CIP of U.S. patent application Ser. No. 13/029,564, filed Feb. 17, 2011, and titled “Antenna and Method for Steering Antenna Beam Direction”, now U.S. Pat. No. 8,362,962, issued Jan. 29, 2013; which is a CON of U.S. patent application Ser. No. 12/043,090, filed Mar. 5, 2008, and titled “Antenna and Method for Steering Antenna Beam Direction”, now U.S. Pat. No. 7,911,402, issued Mar. 22, 2011; the contents of each of which are hereby incorporated by reference.

US Referenced Citations (71)
Number Name Date Kind
2236102 Kilster Mar 1941 A
2318516 Newbold May 1943 A
2433804 Wolff Dec 1947 A
2761134 Tewsbury et al. Aug 1956 A
2938208 Engel et al. May 1960 A
3419869 Altmayer Dec 1968 A
3971031 Burke Jul 1976 A
4390902 Chin Jun 1983 A
4536797 Maturo Aug 1985 A
5165109 Han et al. Nov 1992 A
5235343 Audren Aug 1993 A
5444498 Choo Aug 1995 A
5485167 Wong et al. Jan 1996 A
5568155 Tsunekawa Oct 1996 A
5598169 Drabeck Jan 1997 A
5777581 Lilly et al. Jul 1998 A
5784032 Johnston et al. Jul 1998 A
5797086 Na Aug 1998 A
5874919 Rawnick Feb 1999 A
5943016 Snyder et al. Aug 1999 A
5999138 Ponce de Leon Dec 1999 A
6104349 Cohen Aug 2000 A
6326921 Egorov Dec 2001 B1
6342869 Edvardsson et al. Jan 2002 B1
6384792 Apostolos May 2002 B2
6429818 Johnson et al. Aug 2002 B1
6614400 Egorov Sep 2003 B2
6717549 Rawnick et al. Apr 2004 B2
6731702 Nomura May 2004 B1
6734825 Guo et al. May 2004 B1
6765536 Phillips Jul 2004 B2
6903686 Vance et al. Jun 2005 B2
6987493 Chen Jan 2006 B2
7068234 Sievenpiper Jun 2006 B2
7081854 Ying et al. Jul 2006 B2
7132989 Poilasne Nov 2006 B1
7180464 Chiang et al. Feb 2007 B2
7215289 Harano May 2007 B2
7265720 Ponce De Leon et al. Sep 2007 B1
7265724 Tan et al. Nov 2007 B1
7330156 Arkko et al. Feb 2008 B2
7333057 Snyder Feb 2008 B2
7525504 Song Apr 2009 B1
7616163 Montgomery Nov 2009 B2
7619574 West Nov 2009 B1
7696928 Rowell Apr 2010 B2
7830320 Shamblin et al. Nov 2010 B2
7834813 Caimi Nov 2010 B2
7847740 Dunn et al. Dec 2010 B2
7903034 Anguera et al. Mar 2011 B2
7911402 Rowson et al. Mar 2011 B2
7999746 Cho Aug 2011 B2
8320849 Nogami et al. Nov 2012 B2
8354967 Huynh Jan 2013 B2
8446318 Ali et al. May 2013 B2
8581789 Desclos Nov 2013 B2
8604988 Desclos et al. Dec 2013 B2
9231669 Desclos Jan 2016 B2
9439151 Zhu et al. Sep 2016 B2
9761940 Desclos Sep 2017 B2
20040027286 Poilasne Feb 2004 A1
20040207559 Milosavljevic Oct 2004 A1
20040227667 Sievenpiper Nov 2004 A1
20050192727 Shostak Sep 2005 A1
20050275596 Harano Dec 2005 A1
20050285541 LeChevalier Dec 2005 A1
20060220966 Sarychev Oct 2006 A1
20070069958 Ozker Mar 2007 A1
20070176824 Stumbo Aug 2007 A1
20080001829 Rahola Jan 2008 A1
20130040651 Derneryd et al. Feb 2013 A1
Related Publications (1)
Number Date Country
20180040952 A1 Feb 2018 US
Continuations (3)
Number Date Country
Parent 15261840 Sep 2016 US
Child 15671506 US
Parent 13548895 Jul 2012 US
Child 14109789 US
Parent 12043090 Mar 2008 US
Child 13029564 US
Continuation in Parts (2)
Number Date Country
Parent 14109789 Dec 2013 US
Child 15261840 US
Parent 13029564 Feb 2011 US
Child 13548895 US