This disclosure relates to inverters, more particularly to reducing electronic components in inverters.
Solar power provides a renewable energy source with potential to provide a relatively inexpensive, almost unlimited, source of power. Photovoltaic (PV) cells form the basic building blocks of PV panels, where the PV cells are arranged in arrays. These arrays are typically referred to as photovoltaic panels or photovoltaic arrays.
The National Electric Code (NEC) 2014 requires rapid shutdown of voltage to under 30 volts for any conductor within 10 feet of photovoltaic array within 10 seconds. The NEC 2017 requires rapid shutdown within of voltage to under 30 V for any conductor within 1 foot of a photovoltaic array within 30 seconds. One state-of-the-art plan to meet NEC 2017 requirements is to include a MOSFET (metal oxide semiconductor field effect transistor) switch located within 1 foot of the photovoltaic panel, typically located on the rear of the panel itself. This transistor switches on or off based on whether a rapid shutdown is required.
Typically, inverters are used to convert direct current (DC) power generated from photovoltaics, to alternating current (AC) power. Many possible architectures for these inverters exist, but a common architecture involves a three-phase, half-bridge inverter, having 6 transistors per inverter. When the system has a large set of PV arrays and correspondingly a large number of inverters, the number of transistors multiplies with each inverter. Given the new requirements for rapid shutdown in NEC 2017, there is an opportunity to combine the transistor conventionally used for rapid shutdown with the transistors conventionally used in the power inverter. A reduction in the number of transistors would reduce the complexity and cost of the system.
According to aspects illustrated here, a power system is provided that includes at least one power unit, and each power unit has a direct current power source comprising at least two photovoltaic modules connected in series, each module having a positive and a negative output terminal, and a distributed inverter consisting of and an associated transistor switches connected to either the positive or negative output terminal of the at least two photovoltaic modules, and an output comprising at least single phase power.
According to aspects illustrated here, a power system is provided that has at least two power units, and each power unit has a direct current power source of at least one photovoltaic modules, and at least two transistor switches, wherein each power unit produces one polarity of voltage, used for generating alternating current power.
The embodiments here use a novel architecture referred to as a ‘distributed inverter.’
The example shown in
The component count can be reduced by distributing the transistors amongst multiple inverters.
In general, since current flows through the PV module, the MOSFETs may be placed adjacent to the positive or negative terminal of the module in any arbitrary variation on all PV modules. The MOSFETs can be connected to the + or − terminal on any of the modules as shown in
The transistor switch times are calculated using existing methods for determining switch times of pulse-width modulation inverters. It is notable that multilevel converter methods cannot be applied directly to the architectures in
In
In addition, if one were to remove the inverters 13 and 16, then the distributed inverter can be controlled as a single-phase, full-bridge inverter. The embodiments shown here can also be used for single-phase power with modification.
In this manner, one can combine the quick-disconnect switches with the architecture of the inverters. This meets the requirement of providing quick-disconnect, while reducing the transistor count. This reduces the complexity and cost of the solar power systems.
It will be appreciated that variants of the above-disclosed and other features and functions, or alternatives thereof, may be combined into many other different systems or applications. Various presently unforeseen or unanticipated alternatives, modifications, variations, or improvements therein may be subsequently made by those skilled in the art which are also intended to be encompassed by the following claims.
This application is a continuation of, and claims priority to, U.S. Provisional Patent Application No. 62/693,236, filed 2 Jul. 2018, which is incorporated by reference in here in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
5193054 | Galloway et al. | Mar 1993 | A |
5345375 | Mohan | Sep 1994 | A |
5434771 | Danby et al. | Jul 1995 | A |
20040208029 | Caruthers et al. | Oct 2004 | A1 |
20060245221 | Ohshima et al. | Nov 2006 | A1 |
20090185400 | Okui | Jul 2009 | A1 |
20090283129 | Foss | Nov 2009 | A1 |
20120113696 | Voigtlaender | May 2012 | A1 |
20120307528 | Humphrey et al. | Dec 2012 | A1 |
20130033907 | Zhou et al. | Feb 2013 | A1 |
20130285457 | Kepley | Oct 2013 | A1 |
20130320767 | Huang | Dec 2013 | A1 |
20150047686 | Eickelmann | Feb 2015 | A1 |
20160006392 | Hoft | Jan 2016 | A1 |
20170054297 | Narla | Feb 2017 | A1 |
20170229871 | Liu | Aug 2017 | A1 |
20170294864 | Tada et al. | Oct 2017 | A1 |
20190036141 | Yamane | Jan 2019 | A1 |
Entry |
---|
Benaifa et al., “Analysis of Harmonic Reduction for Synchronized Phase-shifted Parallel PWM Inverters with Current Sharing Reactors,” 2007 IEEE Canada Electrical Power Conference, pp. 134-139. |
Bierk et al., “Characterization of Distortion Reduction for Single0Phase Multiple Inverter Operation,” 2007 IEEE Canadian Conference on Electrical and Computer Engineering, Vancouver, BC, pp. 713-716. |
U.S. Appl. No. 16/216,694, filed Dec. 11, 2018. |
Number | Date | Country | |
---|---|---|---|
20200007077 A1 | Jan 2020 | US |
Number | Date | Country | |
---|---|---|---|
62693236 | Jul 2018 | US |