This application claims priority from German Patent Application No. 102006045906.7, which was filed on Sep. 28, 2006, and is incorporated herein in its entirety by reference.
The present invention generally relates to a semiconductor device and specifically to a module with a controller for a chip card and to a method for detecting an attack on a controller of a module for a chip card.
Chip cards mostly possess eight contact pads, five of which are typically used. They are the electric interface between, for example, a terminal and the controller of the chip card. One of these contact pads is a so-called I/O pad for communicating with external systems. Controllers typically also have at least one I/O pad for communicating with the exterior and are connected to the contact pad of the chip card. On modern safety controllers, there are at least two I/O pads, of which, however, typically only one is connected to the respective pad of the chip-card module. The second I/O port of the controller therefore generally remains unused in the final assembly.
In conventional safety controllers, it is very difficult to check which data actually reaches the exterior from the safety controller via an I/O pad. If the program flow of the safety controller is altered e. g. by an attack from the exterior, confidential data may unnoticeably reach the exterior. As a rule, attempts are made to protect the program flow by appropriate software counter-measures. These software counter-measures, however, provide limited protection only. In addition, a variety of sensors for detecting attacks are known. These detect a large proportion of the attacks, but also do not accomplish actual verification of the correct situation of the data output.
Embodiments of the present invention will be detailed subsequently referring to the appended drawing, in which:
An embodiment may have a module with a controller for a chip card, wherein the controller has first and second I/O pads for data input and output, and the module has an I/O pad, and the first and second I/O pads of the controller are connected to only the one I/O pad of the module.
Another embodiment may have a method for detecting attacks on a controller of a module for a chip card, wherein the controller has first and second I/O pads for data input and output, and the module has an I/O pad for data input and output, and wherein the first and second I/O pads of the controller are connected to only the one I/O pad of the module, the method comprising monitoring data transmitted via the first I/O pad of the controller using data received via the second I/O pad of the controller.
One aspect of the present invention is connecting the first and second I/O pads of the controller to only the one I/O pad of the module of the chip card.
By the connection of the first and second I/O pads of the controller with only the one I/O pad of the module, the data transmitted from the first I/O pad may be verified by the controller by means of the second I/O pad.
The controller of the chip card may, in a further embodiment, be a safety controller.
A further embodiment of the module for a chip card involves being configured such that it detects false data or a response time that is too long by means of the controller and, in this case, initiates an alarm.
Further, it can be advantageous if the module of the chip card deactivates itself in a case of an attack or a response time that is too long, thus rendering an attack obsolete.
In a controller with first and second I/O pads for data input and output and a module with a I/O pad, the first and second I/O pads of the controller being connected to only the one I/O pad of the module, the transmitted data of the first I/O pad of the controller is monitored by the controller by means of data received via the second I/O pad of the controller.
A further embodiment of the method involves an alarm being initiated on detection of false data or a response time that is too long.
Furthermore, an embodiment of the present invention, which induces deactivation of the entire chip-card module on detection of false data or a response time that is too long, may be contemplated.
Further pads 5, 8, 9, 10, 11, 18 are illustrated on the module 1. There is a connection of the two controller I/O pads 3, 4 to one I/O pad 5 of the module 1 via two connections 6, 7.
If, for example, data is output between the I/O pad 3 of the controller 2 and the I/O pad 5 of the module 1 via the connection 7, a verification as to whether the correct data is present at the I/O pad 5 of the module 1 may be made by the controller 2 by means of the other connection 6 between the I/O pad 5 of the module 1 and the second I/O pad 4 of the controller 2.
If, vice-versa, data is transmitted between the I/O pad 4 of the controller 2 and the I/O pad 5 of the module 1 via the connection 6, a verification as to whether the correct data is present at the I/O pad 5 may be made by the controller 2 via the other connection 7 between the I/O pad 5 of the module 1 and the second I/O pad 3 of the controller 2. If the controller 2 detects that the data at the I/O pad 5 are not correct, it will deactivate or enter an alarm state.
While this invention has been described in terms of several embodiments, there are alterations, permutations, and equivalents which fall within the scope of this invention. It should also be noted that there are many alternative ways of implementing the methods and compositions of the present invention. It is therefore intended that the following appended claims be interpreted as including all such alterations, permutations and equivalents as fall within the true spirit and scope of the present invention.
Number | Date | Country | Kind |
---|---|---|---|
10 2006 045 906 | Sep 2006 | DE | national |
Number | Name | Date | Kind |
---|---|---|---|
4048481 | Bailey et al. | Sep 1977 | A |
5515383 | Katoozi | May 1996 | A |
5787270 | Bloomer et al. | Jul 1998 | A |
6020755 | Andrews et al. | Feb 2000 | A |
6059191 | Sedlak et al. | May 2000 | A |
6185507 | Huber et al. | Feb 2001 | B1 |
6601228 | LaBerge | Jul 2003 | B1 |
6622103 | Miller | Sep 2003 | B1 |
6775795 | Doll et al. | Aug 2004 | B2 |
6975137 | Schadt et al. | Dec 2005 | B1 |
7044389 | Nishizawa et al. | May 2006 | B2 |
7085973 | Yin | Aug 2006 | B1 |
20020073316 | Collins et al. | Jun 2002 | A1 |
20030085286 | Kelley et al. | May 2003 | A1 |
20040148461 | Steinmetz et al. | Jul 2004 | A1 |
20040250181 | Vogt et al. | Dec 2004 | A1 |
20050050387 | Mariani et al. | Mar 2005 | A1 |
20050103839 | Hewel | May 2005 | A1 |
20050188218 | Walmsley et al. | Aug 2005 | A1 |
20050190624 | Kasai | Sep 2005 | A1 |
20050267845 | Oh et al. | Dec 2005 | A1 |
20060080469 | Coward et al. | Apr 2006 | A1 |
20060183355 | Nishizawa et al. | Aug 2006 | A1 |
20080256415 | Ostertun et al. | Oct 2008 | A1 |
20100169636 | Davis et al. | Jul 2010 | A1 |
Number | Date | Country |
---|---|---|
196 10 070 | Sep 1997 | DE |
196 34 133 | Feb 1998 | DE |
103 09 313 | Sep 2004 | DE |
WO-2004079381 | Sep 2004 | WO |
Number | Date | Country | |
---|---|---|---|
20080083033 A1 | Apr 2008 | US |