This application is a National Phase of PCT Patent Application No. PCT/CN2020/111996 having International filing date of Aug. 28, 2020, which claims the benefit of priority of Chinese Patent Application No. 202010591035.2 filed on Jun. 24, 2020. The contents of the above applications are all incorporated by reference as if fully set forth herein in their entirety.
The present invention relates to a display technology, such as an MOG driving technique, and more particularly, to a MOG circuit and a display panel.
Conventionally, the scan signal outputted by an MOG (MUX on Gate) circuit, a combination of a GOA (gate driver on array) circuit and a MUX circuit, is related to the received MUX signal. When a scan signal corresponding to a turn-off state (the all-gate-off function) should be outputted, the MUX signal is often used to adjust the voltage level of the scan signal to the right level. However, the size of thin film transistors (TFT) in the MUX circuit is limited, which also limits the amount of charges that could be handled by the TFT.
When the all-gate-on function is implemented, the MUX signal needs to be transformed from a high voltage level to a low voltage level. But such an operation is limited by the loading capability of the MUX circuit. If the scan signal cannot reach the required level of the turn-off state, the all-gate-off function cannot be achieved.
One objective of an embodiment of the present invention is to provide a MOG circuit and a display panel to solve the above-mentioned issue, where the voltage level of the scan signal is not low enough for the turn-off state because of the unsatisfactory loading capability.
According to an embodiment of the present invention, an MOG circuit having a plurality of cascaded MOG sub-circuits is disclosed. One of the cascaded MOG sub-circuits comprises: a current-stage GOA circuit, configured to generate a first node signal and a second node signal; and a current-stage MUX circuit, connected to the current-stage GOA circuit, a first low voltage level signal and a MUX signal, configured to control the MUX signal according to the first node signal and/or the second node signal to output a scan signal; wherein when the MOG circuit outputs the scan signal of a turn-off state, the first node signal controls the current-stage MUX circuit to stop inputting the MUX signal and the second node signal controls the current-stage MUX circuit to pull down a voltage level of the scan signal to a voltage level of the first low voltage level signal.
In an embodiment of the present disclosure, the current-stage MUX circuit comprises at least two MUX units connected in parallel; a first input end of the MUX unit is connected to the MUX signal; a second input end of the MUX unit is connected to the first low voltage level signal; a first control end of the MUX unit is connected to the first node signal; a second control end of the MUX unit is connected to the second node signal; and an output end of the MUX unit is configured to the scan signal.
In an embodiment of the present disclosure, the current-stage GOA circuit is connected to a second low voltage level signal; and the voltage level of the first low voltage level signal is identical to or different from a voltage level of the second low voltage level signal.
In an embodiment of the present disclosure, the current-stage GOA circuit comprises: a first global control unit, configured to pull down a voltage level of the first node signal to a voltage level of the second low voltage level signal according to a first global control signal, the first global control unit comprising: a first end, connected to the first node signal; a second end, connected to the second node signal; and a control end, connected to the first global control signal.
In an embodiment of the present disclosure, the current-stage MOG circuit comprises: a second global control unit, configured to pull up a voltage level of the first node signal to a voltage level of a second global control signal according to the second global control signal, the second global control unit comprising: an input end, connected to the second global control signal; and a control end, connected to the second global control signal.
In an embodiment of the present disclosure, the current-stage GOA circuit comprises: a cascading unit, configured to control an output of a high voltage level signal according to the first node signal of a corresponding stage, the cascading unit comprising: an input end, connected to a high voltage level signal; and a control end, connected to the first node signal of the corresponding stage.
In an embodiment of the present disclosure, the current-stage GOA circuit further comprises: a first generating unit, configured to generate the first node signal, the first generating unit comprising: an input end, connected to a current-stage clock signal; an output end, connected to the first node signal; and a control end, connected to an output end of the cascading unit.
In an embodiment of the present disclosure, the current-stage GOA circuit further comprises: a second generating unit, configured to generate the second node signal, the second generating unit comprising: an input end, connected to a third global control signal; a control end, connected to a clock signal of a corresponding stage; and an output end, connected to the second node signal.
In an embodiment of the present disclosure, the current-stage GOA circuit further comprises: a first pull-down unit, configured to pull down a voltage level of the output end of the cascading unit to a voltage level of the second low voltage level signal, the first pull-down unit comprising: a first end, connected to the second low voltage level signal; a second end, connected to the output end of the cascading unit; and a control end, connected to the second node signal.
In an embodiment of the present disclosure, the second pull-down unit comprises a ninth TFT; an input end of the ninth TFT is connected to the second low voltage level signal; an output end of the ninth TFT is connected to the output end of sixth TFT, the gate of the first TFT, the output end of the third TFT and the output end of the fourth TFT; and a gate of the ninth TFT is connected to the output end of the seventh TFT.
In an embodiment of the present disclosure, the current-stage GOA circuit further comprises: a second pull-down unit, configured to pull down a voltage level of the first node signal to a voltage level of the second low voltage level signal, the second pull-down unit comprising: a first end, connected to the second low voltage level signal; a second end, connected to the first node signal; and a control end, connected to the second low voltage level signal.
According to an embodiment of the present invention, a display panel is disclosed. The display panel comprises the above-mentioned MOG circuit.
The MOG circuit controls the current-stage MOG circuit through the first node signal to block the input of the MUX signal. At the same time, the MOG circuit controls the current-stage MUX circuit through the second node signal such that the voltage level of the scan signal is pulled down to the voltage level of the first low voltage level signal. In this way, all the scan signals could satisfy the turn-off stage while the MUX circuit has a lower loading capability.
Embodiments of the present application are illustrated in detail in the accompanying drawings, in which like or similar reference numerals refer to like or similar elements or elements having the same or similar functions throughout the specification. The embodiments described below with reference to the accompanying drawings are exemplary and are intended to be illustrative of the present application, and are not to be construed as limiting the scope of the present application.
Specifically, the terminologies in the embodiments of the present invention are merely for describing the purpose of the certain embodiment, but not to limit the invention. Examples and the appended claims be implemented in the present invention requires the use of the singular form of the book “an”, “the” and “the” are intended to include most forms unless the context clearly dictates otherwise. It should also be understood that the terminology used herein that “and/or” means and includes any or all possible combinations of one or more of the associated listed items.
As shown in
The MOG circuit controls the current-stage MUX circuit 200 through the first node signal JS1(N) to block the input of the MUX signal. At the same time, the MOG circuit controls the current-stage MUX circuit 200 through the second node signal JS2(N) to pull down the voltage level of the scan signal to the voltage level of the first low voltage signal VGL1. In this way, all the scan signals could be low enough to satisfy the turn-off state under the condition that the MUX circuit has a lower loading capability. Thus, even if the MUX circuit has a heavy load, the display panel could still be normally driven.
As shown in
Each of the MUX units 10 could comprise the first TFT T1 and the second TFT T2. The input of the first TFT T1 is connected to the corresponding MUX signal. The output end of the first TFT T1 is connected to the input end of the second TFT T2 and the output end of the first TFT T1 is used as an input node of one of the scan signals. The output end of the second TFT T2 is connected to the first low voltage signal VGL1. The first node signal JS1(N) is connected to the gate of the first TFT T1. The second node signal JS2(N) is connected to the gate of the second TFT T2.
The number of the MUX units 10 in the current-stage MUX circuit 200 could be 2 but not limited to be 2. It could be 3, 6, 9, or 12. This number could be adjusted according to the actual demands.
For example, when the current-stage MUX circuit 200 comprises 3 MUX units. The first MUX unit 10 receives an Nth-stage MUX signal MUX(N) and correspondingly outputs an Nth-stage scan signal G(N). The second MUX unit 10 receives the (N+1)th-stage MUX signal MUX(N+1) and correspondingly outputs the (N+1)th-stage scan signal G(N+1). The third MUX unit 10 receives the (N+2)th-stage MUX signal MUX(N+2) and correspondingly outputs the (N+2)th-stage scan signal G(N+2).
As shown in
If the first low voltage level signal VGL1 and the second low voltage level signal VGL2 are the same, this means that the current-stage GOA circuit 100 and the current-stage MUX circuit 200 use the same low voltage level signal. This could reduce the number of signals in the MOG circuit. If the first low voltage level signal VGL1 and the second low voltage level signal VGL2 are different, this means the current-stage MUX circuit 200 and the current-stage GOA circuit 100 respectively use the first low voltage level signal VGL1 and the second low voltage level signal VGL2. Because the two circuits respectively use two independent low voltage level signals, it could reduce the interference between the two circuits and thus prevent from influencing the operation of the MOG circuit. This could improve the reliability of the MOG circuit.
As shown in
The first global control unit 20 comprises a third TFT T3. The input end of the third TFT T3 is connected to the second low voltage level signal VGL2. The output end of the third TFT T3 is connected to the first node signal JS1(N). The control end of the third TFT is connected to the first global control signal GAS1.
As shown in
The second global control unit 30 comprises a fourth TFT T4. The output end of the fourth TFT T4 is connected to the first node signal JS1(N). The second global control signal GAS2 is connected to the input end of the fourth TFT T4 and the gate of the fourth TFT T4.
The current-stage GOA circuit 100 further comprises a cascading unit 40. The input end of the cascading unit 40 is connected to a high voltage level signal VGH. The control end of the cascading unit 40 is connected to the first node signal JS1(N) of a corresponding stage. The cascading unit 40 is configured to control the output of the high voltage level signal VGH according to the first node signal JS1(N) of the corresponding stage.
The cascading unit 40 could comprise a fifth TFT T5. The input end of the fifth TFT T5 is connected to the high voltage level signal VGH. The gate of the fifth TFT T5 could be connected to, but not limited to, the previous-stage first node signal JS(N−1). In the actual implementation, the gate of the fifth TFT T5 could be connected to the first node signal JS(N) of another stage.
The current-stage GOA circuit 100 further comprises a first generating unit 50. The input end of the first generating unit 50 is connected to a current-stage clock signal CK(N). The output end of the first generating unit 50 is connected to the first node signal JS1(N). The control end is connected to the output end of the cascading unit. The first generating unit 50 is configured to generate the first node signal.
The first generating unit 50 comprises a sixth TFT T6. The gate of the sixth TFT T6 is connected to the output end of the fifth TFT T5. The input end of the sixth TFT T6 receives the current-stage clock signal CK(N). The output end of the sixth TFT T6 is configured to output the first node signal JS1(N).
The current-stage GOA circuit further comprises a second generating unit 60. The input end of the second generating unit 60 is connected to a third global control signal GAS3. The control end of the second generating unit 60 is connected to a clock signal of a corresponding stage. The output end of the second generating unit 60 is connected to the second node signal JS2(N). The second generating unit 60 is configured to generate the second node signal JS2(N).
The second generating unit 60 could comprise a seventh TFT T7. The input end of the seventh TFT T7 receives the third global control signal GAS3. The gate of the seventh TFT T7 could receive, but not limited to, a previous-stage clock signal CK(N+1). The gate of the seventh TFT T7 could receive a clock signal of another stage. The output end of the seventh TFT T7 is configured to output the second node signal JS2(N).
The current-stage GOA circuit further comprises a first pull-down unit 70. The first end of the first pull-down unit 70 is connected to the second low voltage level signal VGL2. The second end of the first pull-down unit 70 is connected to the output end of the cascading unit 40. The control end of the first pull-down unit 70 is connected to the second node signal JS2(N). The first pull-down unit 70 is configured to pull down the voltage level of the output end of the cascading unit 40 to the voltage level of the second low voltage level signal VGL2.
The first pull-down unit 70 comprises an eighth TFT T8. The input end of the eighth TFT T8 is connected to the second low voltage level signal VGL2. The output end of the eighth TFT T8 is connected to the output end of the fifth TFT T5 and the gate of the sixth TFT T6. The gate of the eighth TFT T8 is connected to the output end of the seventh TFT T7 and the gate of the second TFT T2.
The current-stage GOA circuit 100 further comprises a second pull-down unit 80. The first end of the second pull-down unit 80 is connected to the second low voltage level signal VGL2. The second end of the second pull-down unit 80 is connected to the first node signal JS1(N). The control end of the second pull-down unit 80 is connected to the second low voltage level signal VGL2. The second pull-down unit 80 is configured to pull down the voltage level of the first node signal JS1(N) to the voltage level of the second low voltage level signal VGL2 according to the second low voltage level signal VGL2.
The second pull-down unit 80 comprises a ninth TFT T9. The input end of the ninth TFT T9 is connected to the second low voltage level signal VGL2. The output end of the ninth TFT T9 is connected to the output end of sixth TFT T6, the gate of the first TFT T1, the output end of the third TFT T3 and the output end of the fourth TFT T4. The gate of the ninth TFT T9 is connected to the output end of the seventh TFT T7.
The first to ninth TFTs (T1-T9) in the above embodiments could be N-type TFTs. It could be understood that the first to ninth TFTs (T1-T9) could also be P-type TFTs or any other type of TFTs.
The signals in the above embodiments could correspond to the high voltage level and/or the low voltage level according to the actual demand of the MOG circuit to achieve the applications of the present invention.
Accordingly, the operation of the MOG circuit of an embodiment could comprise following stages:
Normal working stage: The voltage levels of the first global control signal GAS1, the second global control signal GAS2, and the third global control signal GS3 all correspond to an invalid state, which means that the first global control signal GAS1, the second global control signal GAS2, and the third global control signal GS3 cannot be used to control corresponding units to work. At this time, the MOG circuit receives the MUX signal and outputs a corresponding scan signal.
Black screen wake-up stage: A low power wake-up gesture (LPWG) function is performed. As shown in
When the all-gate-off function is being implemented, the voltage levels of the scan signals are not pulled down through the MUX signal to turn off all the scan lines. Instead, the above operation is performed to achieve the all-gate-off function. That is, the current-stage MUX circuit 200 does not need to endure the transformation process of the scan signals. Therefore, the loading condition of the current-stage MUX circuit 200 is alleviated to prevent from influencing the following operations or the gate driving operation. This could make the screen normally display.
In one embodiment, a display panel is disclosed. The display panel comprises a MOG circuit of any of the above embodiments.
As shown in
From the above, the MOG circuit of an embodiment of the present invention could be integrated, but not limited to, in a gate driving circuit of an array substrate. Also, the MOG circuit could be in a gate driving circuit of a cell phone, a display, a TV. The GOA circuit of the present invention could be used in an LCD or a self-light-emitting display technology, such as an OLED technology.
Above are embodiments of the present invention, which does not limit the scope of the present invention. Any modifications, equivalent replacements or improvements within the spirit and principles of the embodiment described above should be covered by the protected scope of the invention.
Number | Date | Country | Kind |
---|---|---|---|
202010591035.2 | Jun 2020 | CN | national |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/CN2020/111996 | 8/28/2020 | WO |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2021/258539 | 12/30/2021 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
20090002355 | Iwatsu | Jan 2009 | A1 |
20110187691 | Chung | Aug 2011 | A1 |
20140159799 | Chen et al. | Jun 2014 | A1 |
20140223477 | Han et al. | Aug 2014 | A1 |
20150295575 | Lee | Oct 2015 | A1 |
20170061855 | Tsai | Mar 2017 | A1 |
20170061890 | Zhou | Mar 2017 | A1 |
20170069280 | Xu | Mar 2017 | A1 |
20170102805 | Xiao et al. | Apr 2017 | A1 |
20180069515 | Inoue | Mar 2018 | A1 |
20180091121 | Yamamoto | Mar 2018 | A1 |
20190189232 | Wang | Jun 2019 | A1 |
20230040448 | Zhang | Feb 2023 | A1 |
Number | Date | Country |
---|---|---|
102184716 | Sep 2011 | CN |
102222489 | Oct 2011 | CN |
103187030 | Jul 2013 | CN |
104103321 | Oct 2014 | CN |
104599621 | May 2015 | CN |
105047122 | Nov 2015 | CN |
105206237 | Dec 2015 | CN |
106486043 | Mar 2017 | CN |
108010480 | May 2018 | CN |
111048051 | Apr 2020 | CN |
111223433 | Jun 2020 | CN |
WO 2018173281 | Sep 2018 | WO |
Number | Date | Country | |
---|---|---|---|
20230343270 A1 | Oct 2023 | US |