Monolithic AC/DC converter for generating DC supply voltage

Information

  • Patent Grant
  • 8634218
  • Patent Number
    8,634,218
  • Date Filed
    Tuesday, October 6, 2009
    15 years ago
  • Date Issued
    Tuesday, January 21, 2014
    11 years ago
Abstract
An integrated circuit (IC) comprises a rectifier/regulator circuit coupled to receive an ac source voltage and output a regulated dc voltage. The rectifier/regulator circuit includes first and second switching elements that provide charging current when enabled. The first and second switching elements do not provide charging current when disabled. A sensor circuit is coupled to sense the regulated dc voltage and generate a feedback control signal coupled to the rectifier/regulator circuit that enables the first and second switching elements when the regulated dc voltage is above a target voltage, and disables the first and second switching elements when the regulated dc voltage is below the target voltage.
Description
TECHNICAL FIELD

The present disclosure generally relates to the field of integrated circuits, and more particularly to an integrated circuit for generating a regulated dc supply voltage from an ac line voltage.


BACKGROUND

An integrated circuit typically requires a regulated dc supply voltage for operation. This regulated dc supply voltage is typically derived from an ac line voltage via external circuit components arranged to implement a discrete rectifier. Existing rectifier circuits such as half-bridge or full-bridge rectifier circuits are usually implemented with discrete diodes. A separate stage of regulation circuitry typically includes discrete components, such as a capacitor, to provide regulation to the dc voltage received from the rectifier. The use of discrete components increase material costs and require additional space on a printed circuit board (PCB) to provide the regulated dc supply voltage for an integrated circuit.





BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not limitation, in the figures of the accompanying drawings, wherein:



FIG. 1 illustrates an example block diagram of a monolithic ac/dc power converter for generating a dc power supply voltage on an integrated circuit (IC).



FIG. 2 illustrates an example conceptual circuit schematic diagram of the monolithic ac/dc power converter circuit shown in FIG. 1.



FIG. 3 illustrates an example detailed circuit schematic diagram of the monolithic ac/dc power converter circuit shown in FIGS. 1 & 2.





DESCRIPTION OF EXAMPLE EMBODIMENTS

In the following description specific details are set forth, such as material types, voltages, component values, configurations, etc., in order to provide a thorough understanding of the present invention. However, persons having ordinary skill in the relevant arts will appreciate that these specific details may not be needed to practice the embodiments described.


It should be understood that the elements in the figures are representational, and are not drawn to scale in the interest of clarity. It is also appreciated that although an IC utilizing N-channel field-effect transistor devices is disclosed, P-channel transistors may also be utilized in alternative embodiments. In still other embodiments, some or all of the metal-oxide-semiconductor field-effect transistor (MOSFET) devices show by way of example may be replaced with bipolar junction transistors (BJTs), insulated gate field effect transistor (IGFETs), or other device structures that provide an active switching function. Furthermore, those with skill in the art with integrated circuits and power converter devices will understand that transistor devices such as those shown by way of example in the figures may be integrated with other transistor device structures, or otherwise fabricated or configured in a manner such that different devices share common connections and semiconductor regions (e.g., N-well, substrate, etc.).


In the context of the present application, when a transistor is in an “off state” or “off” the transistor is unable to conduct current. Conversely, when a transistor is in an “on state” or “on” the transistor is able to conduct current. In one embodiment, a high-voltage transistor comprises an N-channel metal-oxide-semiconductor field-effect transistor (MOSFET) with the high-voltage being supported between the first terminal, a source, and the second terminal, a drain.


For purposes of this disclosure, “ground” or “ground potential” refers to a reference voltage or potential against which all other voltages or potentials of a circuit or IC are defined or measured.



FIG. 1 illustrates an example block diagram of an ac/dc power converter for generating a dc power supply voltage on an integrated circuit (IC) 100. As shown, IC 100 includes a rectifier/regulator circuit 101 coupled to receive an externally-generated ac input voltage, VIN, applied across input terminals or pins 114 & 115. In one example, input voltage, VIN, may be an ordinary ac line voltage (e.g., 85 V ac-265 V ac; 50-60 Hz). In another example, IC 100 may be implemented in a three phase system. In another example, IC 100 may be a monolithic IC. As shown, rectifier/regulator 101 functions to provide rectification to the ac input voltage VIN and regulate an output voltage VOUT across terminals 111 and 112. Stated differently, the ac input voltage VIN is converted to a dc output voltage VOUT, such that the polarity of the output signal remains unchanged (positive).


As shown, sensor circuit 102 is coupled between terminals 111 and 112 to receive the dc voltage output from rectifier/regulator circuit 101 and to output a feedback signal FB in response to dc output voltage VOUT, provided across output terminals 111 and 112. By way of example, regulated dc voltage VOUT may be configured as a supply voltage of a low voltage (e.g., 5 V) at terminal 111 with respect to terminal 112 at ground (0 V). It is appreciated that the output voltage VOUT, produced across output nodes 111 and 112, may be used as a supply voltage for operation of circuitry internal to IC 100. In another example, output voltage VOUT may be used for operation of circuitry external to IC 100.



FIG. 2 illustrates an example conceptual circuit schematic diagram of an ac/dc power converter for generating a regulated dc output voltage VOUT in an integrated circuit 200. As shown, integrated circuit 200 includes rectifier/regulator 201 and sensor 202 which are possible implementations of rectifier/regulator 101 and sensor 102 respectively, of power converter 100 of FIG. 1. In this example, rectifier/regulator 201 is shown comprising switching elements 204 and 205, each having one connection end or side respectively connected to terminals 214 and 215. As shown, switching elements 204 and 205 comprise first and second current sources 217 and 219 are coupled to receive input voltage VIN from input terminals 214 and 215, respectively. As further shown, switching elements 204 and 205 further include switches SW1 and SW2 that are coupled to current sources 217 and 219, respectively.


In one embodiment, current sources 217 and 219 are constant current sources that selectively provide a constant charge current in response to the polarity of the input voltage VIN. For example, current source 217 may provide a constant charge current when the input voltage VIN is at a higher potential at terminal 214 with respect to terminal 215. Similarly, current source 219 may provide a constant charge current when input voltage VIN is at a higher potential at terminal 215 with respect to terminal 214. In another embodiment, the magnitude of charge current generated by current sources 217 and 219 may be dependent on input voltage VIN.


Switches SW1 and SW2 are controlled by feedback signal FB. In operation, switching element 204 provides a constant charge current to capacitor CSUPPLY when SW1 is on and current source 217 is providing charge current. Switch SW1 restricts the flow of charge current from current source 217 in response to feedback signal FB. Similarly, switching element 205 provides a constant charge current to capacitor CSUPPLY when SW2 is on and current source 219 is providing charge. Switch SW2 restricts the flow of charge current from current source 219 in response to feedback signal FB. In one embodiment, based on the polarity of the input voltage VIN, feedback signal FB may be split into two independent signals independently controlling switches 204 and 205.


Rectifier/regulator circuit 201 also includes diode elements D1 and D2 which have their cathodes respectively connected to input terminals 215 and 214. The anodes of diodes D1 & D2 are commonly connected to ground at node 212. In one example, diode elements D1 and D2 are body diodes of the substrate material of integrated circuit 200. In operation, diode elements D1 and D2 are coupled to provide a complete return path for charge current flowing through supply capacitor CSUPPLY. Supply capacitor CSUPPLY is shown coupled between output nodes or terminals 211 and 212 to provide a regulated output voltage VOUT (dc).


Persons of ordinary skill in the art will understand that when either diode elements D1 or D2 is conducting, the current flowing through D1 or D2 is a substrate current consisting of minority carriers. To prevent this substrate current from adversely affecting other circuits on IC 100, ordinary double guard rails may be utilized in the layout of IC 100 to confine or attenuate the substrate current. For example, in one embodiment where IC 100 is fabricated with a P-type substrate, N+/N-well and P+ double guard rails may be formed around the diode elements D1 and D2. The double guard rails may be of a type ordinarily used in electrostatic discharge (ESD) protection circuitry. It is appreciated that the size or area used to implement the double guard rails may vary in different embodiments, depending on the level of confinement or attenuation required. In general, a larger double guard rail area provides a higher level of confinement/attenuation.


Continuing with the example of FIG. 2, a feedback circuit 207 is shown coupled across supply capacitor CSUPPLY. In operation, feedback circuit 207 outputs a feedback signal FB in response to sensing the output voltage VOUT. Feedback signal FB is coupled to either open or close switches SW1 and SW2. For example, during the first phase of input voltage VIN, when switches SW1 and SW2 are closed and the voltage at input terminal 214 is high with respect to the voltage at terminal 215, current source 217 is on and a charging current is output to supply capacitor CSUPPLY. In this case, the charging current flows in a path through supply capacitor CSUPPLY and back to terminal 215 through diode element D1, thereby charging supply capacitor CSUPPLY.


Similarly, during the second phase of the input voltage VIN, when switches SW1 and SW2 are closed and the voltage at input terminal 215 is high with respect to the voltage at terminal 214, current source 219 is on and a charging current is again output to supply capacitor CSUPPLY. In this case, the charging current flows in a path through supply capacitor CSUPPLY and back to terminal 214 through diode element D2, thereby charging supply capacitor CSUPPLY.


When the output voltage VOUT is at or above the target, regulated value (e.g., 5 V), feedback element 207 outputs a feedback signal FB to turn off (open) switches SW1 and SW2, which prevents further charging of supply capacitor CSUPPLY from occurring. When the voltage potential at node 211 drops below the target, regulated value, feedback element 207 outputs a feedback signal FB to turn on (close) switches SW1 and SW2, thus resuming the charging of supply capacitor CSUPPLY. Operation of the circuitry shown in the example of FIG. 2 may continue in this manner as long as IC 200 remains powered on.



FIG. 3 illustrates an example detailed circuit schematic diagram of an integrated ac/dc power converter circuit 300. Integrated circuit 300 is one possible implementation of IC 100 of FIG. 1 and IC 200 of FIG. 2. As shown, IC 300 includes a rectifier/regulator circuit 301 and sensor circuit 302. In the embodiment of FIG. 3 switching elements 304 and 305 of rectifier/regulator 301 are each shown being implemented by a junction field effect transistor (JFET) connected to a resistor and an n-channel metal oxide semiconductor field effect transistor (MOSFET). For example, switching element 304 may comprise an N-JFET J1 having a first terminal D (drain) coupled to input terminal 314, a second terminal G (gate) coupled to ground node 312, and a third terminal S (source) coupled to a first end of resistor R1 and the drain of MOSFET S1. A second end of resistor R1 is coupled to the gate G of MOSFET S1. The source S of MOSFET S1 is coupled to node 311. Likewise, switching element 305 comprises an N-JFET J2 having a first terminal D (drain) coupled to input terminal 115, a second terminal G (gate) grounded, and a third terminal S (source) coupled to the drain of MOSFET S2. Resistor R2 is shown coupled between the gate and drain of MOSFET S2. The source of MOSFET S2 is coupled to node 311.


Diode elements D1 and D2 are shown having both their anodes connected to ground node 312 and their cathodes respectively connected to input terminals 315 and 314. In one embodiment, diode elements D1 and D2 are implemented as parasitic substrate diodes; that is, a P-type substrate of IC 300 is the anode of both D1 and D2, with the cathode of each diode element D1 and 02 comprising the N-type drain region of the associated JFET, J2 and J1, respectively. In other words; diode element D1 is a pn junction comprising a P-type substrate of IC 300 and an N-type drain region of JFET J2. Likewise, diode element D2 is a pn junction comprising a P-type substrate of IC 300 and an N-type drain region of JFET J1. As described above in connection with the example of FIG. 2, double guard rails comprising N+/N-well and P+ regions may be formed around each of JFETs J1 and J2 in the layout of IC 300 to confine or attenuate the substrate current that flows through diode elements D1 and D2.


In the example of FIG. 3, each of the JFETs J1 and J2 may be integrated with its associated MOSFET. In other words, switching elements 304 and 305 may be implemented by a single integrated device structure which comprises two elements that share a common N-type well region. In one embodiment, switching element 304 may be able to withstand greater than 1000 V across the drain D of J1 and the source S of S1. Similarly, switching element 305 may be able to withstand greater than 1000 V across the drain D of J2 and the source S of S2. In another example, JFETs J1 and J2 may be part of a separate high voltage circuit and/or device that performs a different function on IC 300.


In the embodiment of FIG. 3, voltage sensor circuit 302 comprises a supply capacitor CSUPPLY connected across output terminals 311 and 312. Voltage sensor circuit 302 further comprises a comparator 320 configured with the negative input coupled to a voltage reference, VREF, and the positive input connected to a node 321. Node 321 provides a feedback voltage VFB with respect to ground terminal 312. In the example shown, feedback voltage VFB is representative of regulated output voltage VOUT and is generated from a resistor divider network comprising resistors R3 and R4 coupled in series across output terminals 311 and 312. In operation, the output signal, FB, generated by comparator 320 drives the gates of n-channel MOSFETs S3 & S4. The sources of MOSFETs S3 & S4 are coupled to ground terminal 312. The drains of MOSFETs S3 & S4 are respectively connected to the gates of MOSFETs S1 & S2. In one embodiment, MOSFETs S3 and S4 are level shifters that control the voltage at the gates of MOSFETs S1 & S2, thereby allowing switches S1 and S2 to turn on and off.


In operation, voltage sensor 302 operates by comparing the voltage VFB appearing at node 321 against reference voltage VREF. In one embodiment, the value of resistors R3 and R4 are selected in order to regulate output voltage VOUT at a desired target value. When the voltage at node 321 exceeds the voltage reference VREF, thus indicating that output voltage VOUT has exceeded its target, regulated value, comparator 320 switches MOSFETs S3 and S4 on, which turn MOSFETs S1 and S2 off, thereby disabling switching elements 304 and 305. Conversely, when the voltage VFB at node 321 drops below VREF, due to output voltage VOUT dropping below its target, regulated value, the output of comparator 320 drops low, causing MOSFETs S3 & S4 to turn off. When both MOSFETs S3 & S4 are in an off state, switching element 304 or switching element 305 conducts charge current, depending on the polarity of the input ac voltage VIN.


When the voltage potential at terminal 314 is high with respect to terminal 315, switch 304 is conducting and switch 305 is not conducting, and supply capacitor CSUPPLY is charged by the current flowing from terminal 314 through JFET J1, MOSFET S1, and supply capacitor CSUPPLY, and back through diode D1 to terminal 315. On the other hand, when the voltage potential at node 315 is high with respect to node 314, switch 304 is not conducting, switch 305 is conducting, and supply capacitor CSUPPLY is charged by the current flowing from terminal 315 through JFET J2, MOSFET S2, and supply capacitor CSUPPLY, and back through diode D2 to terminal 314.


Although the present invention has been described in conjunction with specific embodiments, those of ordinary skill in the arts will appreciate that numerous modifications and alterations are well within the scope of the present invention. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.

Claims
  • 1. A monolithic integrated circuit (IC) fabricated on a substrate material, the monolithic IC for generating, from an ac input voltage, a regulated dc voltage between a first output node and a second output node, the monolithic IC comprising: a rectifier/regulator circuit coupled to receive the ac input voltage across first and second input terminals, the rectifier/regulator circuit including a first switching element that includes a first MOSFET anda first junction field-effect transistor (JFET) coupled in series between the first input terminal and the first output node,a second switching element that includes a second MOSFET anda second junction field-effect transistor (JFET) coupled in series between the second input terminal and the first output node, andfirst and second, body diodes each having an anode coupled to the second output node, a cathode of the first body diode being coupled to the first input terminal and a cathode of the second body diode being coupled to the second input terminal, a charging current alternately flowing through the first body diode when the second switching element is turned on and through the second body diode when the first switching element is turned on; anda sensor circuit coupled between the first output node and the second output node, the sensor circuit being operable to sense the regulated dc voltage and generate a feedback signal therefrom, the feedback signal being coupled to control the first and second switching elements,wherein the feedback signal turns off the first and second switching elements, thereby preventing the charging current from being provided to the first output node when the regulated dc voltage is above a target voltage, the feedback signal turning on the first and second switching elements, thereby providing the charging current to the first output node when the regulated dc voltage is below the target voltage.
  • 2. The monolithic IC of claim 1 wherein the sensor circuit further includes a supply capacitor coupled between the first output node and the second output node.
  • 3. The monolithic IC of claim 1 wherein the sensor circuit further includes: a voltage divider coupled between the first output node and the second output node, the voltage divider generating a feedback input voltage from the regulated dc voltage; anda comparator that generates the feedback signal by comparing the feedback input voltage to a reference voltage.
  • 4. The monolithic IC of claim 1 wherein the cathode of the first body diode comprises an N-type well region of the second JFET and the cathode of the second body diode comprises an N-type well region of the first JFET.
  • 5. A monolithic integrated circuit (IC) fabricated on a substrate material, the monolithic IC for generating, from an ac input voltage, a regulated dc voltage between a first output node and a second output node, the monolithic IC comprising: a rectifier/regulator circuit coupled to receive the ac input voltage across first and second input terminals, the rectifier/regulator circuit including a first switching element that includes a first MOSFET coupled between the first input terminal and the first output node anda first junction field-effect transistor (JFET) coupled between the first input terminal and a drain of the first MOSFETa second switching element that includes a second MOSFET coupled between the second input terminal and the first output node anda second JFET coupled between the second input terminal and a drain of the second MOSFET andfirst and second body diodes each having an anode coupled to the second output node, a cathode of the first body diode being coupled to the second input terminal and the cathode of the second body diode being coupled to the first input terminal, the cathode of the first body diode comprising a common well region shared by the second MOSFET and second JFET, the cathode of the second body diode comprising a common well region shared by the first MOSFET and first JFET, a charging current alternately flowing through the first body diode when the first switching element is turned on and through the second body diode when the second switching element is turned on; anda sensor circuit coupled between the first output node and a second output node, the sensor circuit being operable to sense the regulated dc voltage at the first output node and generate a feedback signal therefrom, the feedback signal being coupled to control the first and second switching elements, the sensor circuit including a capacitor coupled between the first output node and the second output node,a voltage divider coupled between the first output node and the second output node, the voltage divider generating a feedback input voltage from the regulated dc voltage,a comparator that generates the feedback signal by comparing the feedback input voltage to a reference voltage, andwherein the feedback signal turns off the first and second switching elements, thereby preventing the charging current from being provided to the first output node when the regulated dc voltage is above a target voltage, the feedback signal turning on the first and second switching elements, thereby providing the charging current to the first output node when the regulated dc voltage is below the target voltage.
  • 6. An integrated circuit (IC) comprising: a rectifier/regulator circuit coupled to receive an ac source line voltage of between 85 to 265 V AC and output a regulated dc supply voltage suitable for supplying integrated circuitry, the rectifier/regulator circuit including first and second high-voltage switching elements that selectively provide charging current when enabled, the first and second high-voltage switching elements capable of supporting a voltage difference between the ac line voltage and the regulated dc supply voltage between a first main terminal and a second main terminal; anda sensor circuit coupled to sense the regulated dc supply voltage and generate a feedback signal the rectifier/regulator circuit that turns on the first and second switching elements to conduct current when the regulated dc supply voltage is below a target voltage and turns off the first and second switching elements when the regulated dc supply voltage is above the target voltage.
  • 7. The IC of claim 6 wherein the first and second switching elements are respectively coupled to first and second input terminals, the first and second input terminals being coupled to receive the ac source line voltage.
  • 8. The IC of claim 6 wherein the sensor circuit includes a supply capacitor coupled between a first output node and a second output node across which the regulated dc supply voltage is output.
  • 9. The IC of claim 8 wherein the sensor circuit further includes a feedback circuit that regulates charging of the supply capacitor to maintain the regulated dc supply voltage.
  • 10. The IC of claim 8 further comprising first and second body diodes each coupled to provide a return path for load current and charge current flowing through the supply capacitor.
  • 11. The IC of claim 6 wherein the regulated dc supply voltage is a 5V dc supply voltage.
US Referenced Citations (128)
Number Name Date Kind
3740581 Pfiffner Jun 1973 A
4769685 MacIver et al. Sep 1988 A
4777580 Bingham Oct 1988 A
4866585 Das Sep 1989 A
4871686 Davies Oct 1989 A
4875151 Ellsworth et al. Oct 1989 A
4972237 Kawai Nov 1990 A
4982260 Chang et al. Jan 1991 A
5008794 Leman Apr 1991 A
5072268 Rumennik et al. Dec 1991 A
5164891 Keller Nov 1992 A
5258636 Rumennik et al. Nov 1993 A
5274259 Grabowski et al. Dec 1993 A
5282107 Balakrishnan Jan 1994 A
5285367 Keller Feb 1994 A
5313082 Eklund May 1994 A
5323044 Rumennik et al. Jun 1994 A
5411901 Grabowski et al. May 1995 A
5510972 Wong Apr 1996 A
5612567 Baliga Mar 1997 A
5850337 Lee Dec 1998 A
6084277 Disney et al. Jul 2000 A
6150871 Yee Nov 2000 A
6157049 Mitlehner et al. Dec 2000 A
6168983 Rumennik et al. Jan 2001 B1
6207994 Rumennik et al. Mar 2001 B1
6252288 Chang Jun 2001 B1
6366485 Fujisawa Apr 2002 B1
6424007 Disney Jul 2002 B1
6445600 Ben-Yaakov Sep 2002 B2
6465291 Disney Oct 2002 B1
6468847 Disney Oct 2002 B1
6489190 Disney Dec 2002 B2
6501130 Disney Dec 2002 B2
6504209 Disney Jan 2003 B2
6509220 Disney Jan 2003 B2
6549439 Yu Apr 2003 B1
6552597 Disney et al. Apr 2003 B1
6555873 Disney et al. Apr 2003 B2
6555883 Disney et al. Apr 2003 B1
6563171 Disney May 2003 B2
6570219 Rumennik et al. May 2003 B1
6573558 Disney Jun 2003 B2
6577512 Tripathi et al. Jun 2003 B2
6583663 Disney et al. Jun 2003 B1
6633065 Rumennik et al. Oct 2003 B2
6635544 Disney Oct 2003 B2
6639277 Rumennik et al. Oct 2003 B2
6661276 Chang Dec 2003 B1
6667213 Disney Dec 2003 B2
6680646 Disney Jan 2004 B2
6683344 Tsukanov et al. Jan 2004 B2
6724041 Rumennik et al. Apr 2004 B2
6724244 Wu Apr 2004 B2
6730585 Disney May 2004 B2
6734461 Shiomi et al. May 2004 B1
6734714 Disney May 2004 B2
6750105 Disney et al. Jun 2004 B2
6759289 Disney Jul 2004 B2
6768171 Disney Jul 2004 B2
6768172 Rumennik et al. Jul 2004 B2
6777749 Rumennik et al. Aug 2004 B2
6781198 Disney Aug 2004 B2
6787437 Rumennik et al. Sep 2004 B2
6787847 Disney et al. Sep 2004 B2
6798020 Disney et al. Sep 2004 B2
6800903 Rumennik et al. Oct 2004 B2
6815293 Disney et al. Nov 2004 B2
6818490 Disney Nov 2004 B2
6825536 Disney Nov 2004 B2
6828631 Rumennik et al. Dec 2004 B2
6838346 Disney Jan 2005 B2
6865093 Disney Mar 2005 B2
6882005 Disney et al. Apr 2005 B2
6933769 Koelling Aug 2005 B2
6987299 Disney et al. Jan 2006 B2
7092268 George Aug 2006 B2
7115958 Disney et al. Oct 2006 B2
7135748 Balakrishnan Nov 2006 B2
7193402 Lee et al. Mar 2007 B2
7220629 Balakrishnan May 2007 B2
7221011 Banerjee et al. May 2007 B2
7233191 Wang et al. Jun 2007 B2
7253042 Disney et al. Aug 2007 B2
7253059 Balakrishnan Aug 2007 B2
7295451 Charles Nov 2007 B2
7301389 Coady Nov 2007 B2
7335944 Banerjee Feb 2008 B2
7348830 Debroux Mar 2008 B2
7381618 Disney Jun 2008 B2
7391088 Balakrishnan Jun 2008 B2
7408796 Soldano Aug 2008 B2
7459366 Banerjee Dec 2008 B2
7468536 Parthasarathy Dec 2008 B2
7494875 Disney Feb 2009 B2
7557406 Parthasarathy Jul 2009 B2
7585719 Balakrishnan Sep 2009 B2
7595523 Parthasarathy et al. Sep 2009 B2
7616050 Eckstein Nov 2009 B2
7741788 Ito et al. Jun 2010 B2
7893754 Kung Feb 2011 B1
7999606 Kung et al. Aug 2011 B2
8125265 Kung et al. Feb 2012 B2
8278994 Kung et al. Oct 2012 B2
8300440 Ho et al. Oct 2012 B2
8373356 Shao et al. Feb 2013 B2
20010043480 Shona Nov 2001 A1
20020125541 Korec et al. Sep 2002 A1
20040061454 Prasad Apr 2004 A1
20040109335 Gan et al. Jun 2004 A1
20050167749 Disney Aug 2005 A1
20050212583 Pai Sep 2005 A1
20050230745 Fatemizadeh et al. Oct 2005 A1
20050242411 Tso Nov 2005 A1
20060028779 Bax et al. Feb 2006 A1
20070146020 Williams Jun 2007 A1
20070211504 Unkrich Sep 2007 A1
20080018261 Kastner Jan 2008 A1
20080136350 Tripathi et al. Jun 2008 A1
20080259653 Baurle et al. Oct 2008 A1
20090016090 Knight Jan 2009 A1
20090040795 Park et al. Feb 2009 A1
20090120200 Chakrabartty May 2009 A1
20090261790 Arduini Oct 2009 A1
20100109561 Chen et al. May 2010 A1
20100194445 Balakrishnan et al. Aug 2010 A1
20110149615 Matthews Jun 2011 A1
20130020964 Nuhfer et al. Jan 2013 A1
Foreign Referenced Citations (3)
Number Date Country
101268605 Sep 2008 CN
0975024 Jan 2000 EP
2003142698 May 2003 JP
Non-Patent Literature Citations (1)
Entry
Maleis: “Full-wave rectifier for CMOS IC chip”. Reg. No. H64 May 6, 1986.
Related Publications (1)
Number Date Country
20110080761 A1 Apr 2011 US