The present disclosure is generally related to wireless communications and, more particularly, to multi-user multiple-input-multiple-output (MU-MIMO) transmission with mixed bandwidths and unequal modulation (UEQM) in wireless communications.
Unless otherwise indicated herein, approaches described in this section are not prior art to the claims listed below and are not admitted as prior art by inclusion in this section.
In wireless communications such as Wi-Fi (or WiFi) in accordance with the Institute of Electrical and Electronics Engineers (IEEE) 802.11 standards, increasing throughput and using spectrum more efficiently are key objectives for next-generation WLANs such as Wi-Fi 8. In a heterogeneous network environment where devices or stations (STAs) of different capabilities are deployed, each STA may have a different capability of supporting a respective size of channel bandwidth than one or more other STAs. For example, a first STA (STA1) may support a wider bandwidth such as 160 MHz while a second STA (STA2) may have a limited capability and thus may support up to 80 MHz. In case that an access point (AP) schedules both STA1 and STA2 to perform MU-MIMO transmission only on an 80 MHz bandwidth, then another 80 MHz spectrum of the 160 MHz-capable STA1 would be wasted. Therefore, there is a need for a solution of MU-MIMO transmission with mixed bandwidths and UEQM in wireless communications.
The following summary is illustrative only and is not intended to be limiting in any way. That is, the following summary is provided to introduce concepts, highlights, benefits and advantages of the novel and non-obvious techniques described herein. Select implementations are further described below in the detailed description. Thus, the following summary is not intended to identify essential features of the claimed subject matter, nor is it intended for use in determining the scope of the claimed subject matter.
An objective of the present disclosure is to provide schemes, concepts, designs, techniques, methods and apparatuses pertaining to MU-MIMO transmission with mixed bandwidths and UEQM in wireless communications. Under various proposed schemes in accordance with the present disclosure, mixed-distribution bandwidth operations may be enabled with dRU resource assignment and scheduling described herein. It is believed that implementations of one or more of the proposed schemes may address or otherwise alleviate the aforementioned issue(s).
In one aspect, a method may involve a processor of an apparatus allocating a plurality of resource units (RUs) to a plurality of STAs. The method may also involve the processor performing mixed-bandwidth MU-MIMO communications with the plurality of STAs using the plurality of RUs.
In another aspect, a method may involve a processor of an apparatus generating one or more RUs. The method may also involve the processor performing mixed-bandwidth MU-MIMO communications with the one or more RUs.
In another aspect, an apparatus may include a transceiver configured to communicate wirelessly and a processor coupled to the transceiver. The processor may allocate a plurality of RUs to a plurality of STAs. The processor may also perform mixed-bandwidth MU-MIMO communications with the plurality of STAs using the plurality of RUs.
It is noteworthy that, although description provided herein may be in the context of certain radio access technologies, networks and network topologies such as, Wi-Fi/WLAN, the proposed concepts, schemes and any variation(s)/derivative(s) thereof may be implemented in, for and by other types of radio access technologies, networks and network topologies such as, for example and without limitation, Bluetooth, ZigBee, 5th Generation (5G)/New Radio (NR), Long-Term Evolution (LTE), LTE-Advanced, LTE-Advanced Pro, Internet-of-Things (IoT), Industrial IoT (IIoT) and narrowband IoT (NB-IoT). Thus, the scope of the present disclosure is not limited to the examples described herein.
The accompanying drawings are included to provide a further understanding of the disclosure and are incorporated in and constitute a part of the present disclosure. The drawings illustrate implementations of the disclosure and, together with the description, serve to explain the principles of the disclosure. It is appreciable that the drawings are not necessarily in scale as some components may be shown to be out of proportion than the size in actual implementation to clearly illustrate the concept of the present disclosure.
Detailed embodiments and implementations of the claimed subject matters are disclosed herein. However, it shall be understood that the disclosed embodiments and implementations are merely illustrative of the claimed subject matters which may be embodied in various forms. The present disclosure may, however, be embodied in many different forms and should not be construed as limited to the exemplary embodiments and implementations set forth herein. Rather, these exemplary embodiments and implementations are provided so that description of the present disclosure is thorough and complete and will fully convey the scope of the present disclosure to those skilled in the art. In the description below, details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the presented embodiments and implementations.
Implementations in accordance with the present disclosure relate to various techniques, methods, schemes and/or solutions pertaining to MU-MIMO transmission with mixed bandwidths and UEQM in wireless communications. According to the present disclosure, a number of possible solutions may be implemented separately or jointly. That is, although these possible solutions may be described below separately, two or more of these possible solutions may be implemented in one combination or another.
It is noteworthy that, in the present disclosure, a regular (non-distributed) RU (RRU or RRU) refers to a RU with tones that are continuous (e.g., adjacent to one another) and not interleaved, interlaced or otherwise distributed. Moreover, a 26-tone regular RU may be interchangeably denoted as RU26 (or RRU26), a 52-tone regular RU may be interchangeably denoted as RU52 (or RRU52), a 106-tone regular RU may be interchangeably denoted as RU106 (or RRU106), a 242-tone regular RU may be interchangeably denoted as RU242 (or RRU242), and so on. Moreover, a 26-tone distributed-tone RU may be interchangeably denoted as dRU26 (or DRU26), a 52-tone distributed-tone RU may be interchangeably denoted as dRU52 (or DRU52), a 106-tone distributed-tone RU may be interchangeably denoted as dRU106 (or DRU106), a 242-tone distributed-tone RU may be interchangeably denoted as dRU242 (or DRU242), and so on. Moreover, an aggregate (26+52)-tone regular multi-RU (MRU) may be interchangeably denoted as MRU78 (or RMRU78), an aggregate (26+106)-tone regular MRU may be interchangeably denoted as MRU132 (or RMRU132), and so on. Furthermore, an aggregate (26+52)-tone distributed-tone MRU (DMRU) may be interchangeably denoted as dMRU132, and so on.
It is also noteworthy that, in the present disclosure, a bandwidth of 20 MHz may be interchangeably denoted as BW20 or BW20M, a bandwidth of 40 MHz may be interchangeably denoted as BW40 or BW40M, a bandwidth of 80 MHz may be interchangeably denoted as BW80 or BW80M, a bandwidth of 160 MHz may be interchangeably denoted as BW160 or BW160M, a bandwidth of 240 MHz may be interchangeably denoted as BW240 or BW240M, a bandwidth of 320 MHz may be interchangeably denoted as BW320 or BW320M, a bandwidth of 480 MHz may be interchangeably denoted as BW480 or BW480M, a bandwidth of 500 MHz may be interchangeably denoted as BW500 or BW500M, a bandwidth of 520 MHz may be interchangeably denoted as BW520 or BW520M, a bandwidth of 540 MHz may be interchangeably denoted as BW540 or BW540M, a bandwidth of 640 MHz may be interchangeably denoted as BW640 or BW640M.
Referring to
In the example shown in
In the example shown in
In the example shown in
In the example shown in part (A) of
In the example shown in
Under this proposed scheme, in a mixed-BW MU-MIMO situation, UEQM may be used to improve system throughput and link reliability. For instance, in the example shown in
In the example shown in part (A) of
Each of apparatus 1410 and apparatus 1420 may be a part of an electronic apparatus, which may be a non-AP STA or an AP STA, such as a portable or mobile apparatus, a wearable apparatus, a wireless communication apparatus or a computing apparatus. When implemented in a STA, each of apparatus 1410 and apparatus 1420 may be implemented in a smartphone, a smartwatch, a personal digital assistant, a digital camera, or a computing equipment such as a tablet computer, a laptop computer or a notebook computer. Each of apparatus 1410 and apparatus 1420 may also be a part of a machine type apparatus, which may be an IoT apparatus such as an immobile or a stationary apparatus, a home apparatus, a wire communication apparatus or a computing apparatus. For instance, each of apparatus 1410 and apparatus 1420 may be implemented in a smart thermostat, a smart fridge, a smart door lock, a wireless speaker or a home control center. When implemented in or as a network apparatus, apparatus 1410 and/or apparatus 1420 may be implemented in a network node, such as an AP in a WLAN.
In some implementations, each of apparatus 1410 and apparatus 1420 may be implemented in the form of one or more integrated-circuit (IC) chips such as, for example and without limitation, one or more single-core processors, one or more multi-core processors, one or more reduced-instruction set computing (RISC) processors, or one or more complex-instruction-set-computing (CISC) processors. In the various schemes described above, each of apparatus 1410 and apparatus 1420 may be implemented in or as a STA or an AP. Each of apparatus 1410 and apparatus 1420 may include at least some of those components shown in
In one aspect, each of processor 1412 and processor 1422 may be implemented in the form of one or more single-core processors, one or more multi-core processors, one or more RISC processors or one or more CISC processors. That is, even though a singular term “a processor” is used herein to refer to processor 1412 and processor 1422, each of processor 1412 and processor 1422 may include multiple processors in some implementations and a single processor in other implementations in accordance with the present disclosure. In another aspect, each of processor 1412 and processor 1422 may be implemented in the form of hardware (and, optionally, firmware) with electronic components including, for example and without limitation, one or more transistors, one or more diodes, one or more capacitors, one or more resistors, one or more inductors, one or more memristors and/or one or more varactors that are configured and arranged to achieve specific purposes in accordance with the present disclosure. In other words, in at least some implementations, each of processor 1412 and processor 1422 is a special-purpose machine specifically designed, arranged and configured to perform specific tasks including those pertaining to MU-MIMO transmission with mixed bandwidths and UEQM in wireless communications in accordance with various implementations of the present disclosure.
In some implementations, apparatus 1410 may also include a transceiver 1416 coupled to processor 1412. Transceiver 1416 may include a transmitter capable of wirelessly transmitting and a receiver capable of wirelessly receiving data. In some implementations, apparatus 1420 may also include a transceiver 1426 coupled to processor 1422. Transceiver 1426 may include a transmitter capable of wirelessly transmitting and a receiver capable of wirelessly receiving data. It is noteworthy that, although transceiver 1416 and transceiver 1426 are illustrated as being external to and separate from processor 1412 and processor 1422, respectively, in some implementations, transceiver 1416 may be an integral part of processor 1412 as a system on chip (SoC), and transceiver 1426 may be an integral part of processor 1422 as a SoC.
In some implementations, apparatus 1410 may further include a memory 1414 coupled to processor 1412 and capable of being accessed by processor 1412 and storing data therein. In some implementations, apparatus 1420 may further include a memory 1424 coupled to processor 1422 and capable of being accessed by processor 1422 and storing data therein. Each of memory 1414 and memory 1424 may include a type of random-access memory (RAM) such as dynamic RAM (DRAM), static RAM (SRAM), thyristor RAM (T-RAM) and/or zero-capacitor RAM (Z-RAM). Alternatively, or additionally, each of memory 1414 and memory 1424 may include a type of read-only memory (ROM) such as mask ROM, programmable ROM (PROM), erasable programmable ROM (EPROM) and/or electrically erasable programmable ROM (EEPROM). Alternatively, or additionally, each of memory 1414 and memory 1424 may include a type of non-volatile random-access memory (NVRAM) such as flash memory, solid-state memory, ferroelectric RAM (FeRAM), magnetoresistive RAM (MRAM) and/or phase-change memory.
Each of apparatus 1410 and apparatus 1420 may be a communication entity capable of communicating with each other using various proposed schemes in accordance with the present disclosure. For illustrative purposes and without limitation, a description of capabilities of apparatus 1410, as STA 110, and apparatus 1420, as STA 120, is provided below in the context of example processes 1500 and 1600. It is noteworthy that, although a detailed description of capabilities, functionalities and/or technical features of either of apparatus 1410 and apparatus 1420 is provided below, the same may be applied to the other of apparatus 1410 and apparatus 1420 although a detailed description thereof is not provided solely in the interest of brevity. It is also noteworthy that, although the example implementations described below are provided in the context of WLAN, the same may be implemented in other types of networks.
At 1510, process 1500 may involve processor 1422 of apparatus 1420 allocating, via transceiver 1426, a plurality of RUs to a plurality of STAs (e.g., including apparatus 1410 as STA 110). Process 1500 may proceed from 1510 to 1520.
At 1520, process 1500 may involve processor 1422 performing, via transceiver 1426, mixed-bandwidth MU-MIMO communications with the plurality of STAs using the plurality of RUs.
In some implementations (Proposal-0), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications without limitations.
In some implementations (Proposal-1), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications with alignment of RU boundaries.
In some implementations (Proposal-2), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications with each of the plurality of RUs being a RU242 or larger.
In some implementations (Proposal-3), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications across different 80 MHz frequency segments or frequency subblocks with each of the plurality of RUs being a RU996 and boundary aligned.
In some implementations (Proposal-4), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications across different 80 MHz frequency segments or frequency subblocks with each of the plurality of RUs being a RU484 or larger.
In some implementations (Proposal-5), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications with unequal modulations with respect to at least one STA of the plurality of STAs such that a first modulation is applied on a first RU allocated to the at least one STA and a second modulation different from the first modulation is applied on a second RU allocated to the at least one STA.
In some implementations (Proposal-6), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications with unequal numbers of spatial streams with respect to at least one STA of the plurality of STAs such that a first number of spatial streams (Nss1) is assigned to a first RU allocated to the at least one STA and a second number of spatial streams (Nss2) different from the Nss1 is assigned to a second RU allocated to the at least one STA. In some implementations (Proposal-0), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may further involve processor 1422 performing the mixed-bandwidth MU-MIMO communications with unequal modulations with respect to the at least one STA such that a first modulation is applied on the first RU and a second modulation different from the first modulation is applied on the second RU.
In some implementations (Proposal-7), in performing the mixed-bandwidth MU-MIMO communications, process 1500 may involve processor 1422 performing the mixed-bandwidth MU-MIMO communications with at least one STA of the plurality of STAs communicating using multiple PSDUs on multiple RUs of the plurality of RUs.
At 1610, process 1600 may involve processor 1412 of apparatus 1410 generating one or more RUs (which may be allocated to apparatus 1410 by apparatus 1420 as STA 120). Process 1600 may proceed from 1610 to 1620.
At 1620, process 1600 may involve processor 1412 performing, via transceiver 1416, mixed-bandwidth MU-MIMO communications with the one or more RUs.
In some implementations (Proposal-3), in performing the mixed-bandwidth MU-MIMO communications, process 1600 may involve processor 1412 performing the mixed-bandwidth MU-MIMO communications across different 80 MHz frequency segments or frequency subblocks with each of the one or more RUs being a RU996 and boundary aligned.
In some implementations (Proposal-5), in performing the mixed-bandwidth MU-MIMO communications, process 1600 may involve processor 1412 performing the mixed-bandwidth MU-MIMO communications with unequal modulations such that a first modulation is applied on a first RU of the one or more RUs and a second modulation different from the first modulation is applied on a second RU of the one or more RUs.
In some implementations (Proposal-6), in performing the mixed-bandwidth MU-MIMO communications, process 1600 may involve processor 1412 performing the mixed-bandwidth MU-MIMO communications with unequal numbers of spatial streams such that a first number of spatial streams (Nss1) is assigned to a first RU of the one or more RUs and a second number of spatial streams (Nss2) different from the Nss1 is assigned to a second RU of the one or more RUs. In some implementations, in performing the mixed-bandwidth MU-MIMO communications, process 1600 may further involve processor 1412 performing the mixed-bandwidth MU-MIMO communications with unequal modulations such that a first modulation is applied on the first RU and a second modulation different from the first modulation is applied on the second RU.
The herein-described subject matter sometimes illustrates different components contained within, or connected with, different other components. It is to be understood that such depicted architectures are merely examples, and that in fact many other architectures can be implemented which achieve the same functionality. In a conceptual sense, any arrangement of components to achieve the same functionality is effectively “associated” such that the desired functionality is achieved. Hence, any two components herein combined to achieve a particular functionality can be seen as “associated with” each other such that the desired functionality is achieved, irrespective of architectures or intermedial components. Likewise, any two components so associated can also be viewed as being “operably connected”, or “operably coupled”, to each other to achieve the desired functionality, and any two components capable of being so associated can also be viewed as being “operably couplable”, to each other to achieve the desired functionality. Specific examples of operably couplable include but are not limited to physically mateable and/or physically interacting components and/or wirelessly interactable and/or wirelessly interacting components and/or logically interacting and/or logically interactable components.
Further, with respect to the use of substantially any plural and/or singular terms herein, those having skill in the art can translate from the plural to the singular and/or from the singular to the plural as is appropriate to the context and/or application. The various singular/plural permutations may be expressly set forth herein for sake of clarity.
Moreover, it will be understood by those skilled in the art that, in general, terms used herein, and especially in the appended claims, e.g., bodies of the appended claims, are generally intended as “open” terms, e.g., the term “including” should be interpreted as “including but not limited to,” the term “having” should be interpreted as “having at least,” the term “includes” should be interpreted as “includes but is not limited to,” etc. It will be further understood by those within the art that if a specific number of an introduced claim recitation is intended, such an intent will be explicitly recited in the claim, and in the absence of such recitation no such intent is present. For example, as an aid to understanding, the following appended claims may contain usage of the introductory phrases “at least one” and “one or more” to introduce claim recitations. However, the use of such phrases should not be construed to imply that the introduction of a claim recitation by the indefinite articles “a” or “an” limits any particular claim containing such introduced claim recitation to implementations containing only one such recitation, even when the same claim includes the introductory phrases “one or more” or “at least one” and indefinite articles such as “a” or “an,” e.g., “a” and/or “an” should be interpreted to mean “at least one” or “one or more;” the same holds true for the use of definite articles used to introduce claim recitations. In addition, even if a specific number of an introduced claim recitation is explicitly recited, those skilled in the art will recognize that such recitation should be interpreted to mean at least the recited number, e.g., the bare recitation of “two recitations,” without other modifiers, means at least two recitations, or two or more recitations. Furthermore, in those instances where a convention analogous to “at least one of A, B, and C, etc.” is used, in general such a construction is intended in the sense one having skill in the art would understand the convention, e.g., “a system having at least one of A, B, and C” would include but not be limited to systems that have A alone, B alone, C alone, A and B together, A and C together, B and C together, and/or A, B, and C together, etc. In those instances where a convention analogous to “at least one of A, B, or C, etc.” is used, in general such a construction is intended in the sense one having skill in the art would understand the convention, e.g., “a system having at least one of A, B, or C” would include but not be limited to systems that have A alone, B alone, C alone, A and B together, A and C together, B and C together, and/or A, B, and C together, etc. It will be further understood by those within the art that virtually any disjunctive word and/or phrase presenting two or more alternative terms, whether in the description, claims, or drawings, should be understood to contemplate the possibilities of including one of the terms, either of the terms, or both terms. For example, the phrase “A or B” will be understood to include the possibilities of “A” or “B” or “A and B.”
From the foregoing, it will be appreciated that various implementations of the present disclosure have been described herein for purposes of illustration, and that various modifications may be made without departing from the scope and spirit of the present disclosure. Accordingly, the various implementations disclosed herein are not intended to be limiting, with the true scope and spirit being indicated by the following claims.
The present disclosure is part of a non-provisional patent application claiming the priority benefit of U.S. Provisional Patent Application No. 63/498,560, filed 27 Apr. 2023, the content of which herein being incorporated by reference in its entirety.
Number | Date | Country | |
---|---|---|---|
63498560 | Apr 2023 | US |