Multi-amplifier envelope tracking circuit and related apparatus

Abstract

A multi-amplifier envelope tracking (ET) circuit and related apparatus are provided. The multi-amplifier ET circuit includes a number of amplifier circuits configured to amplify concurrently a radio frequency (RF) signal to generate a number of amplified RF signals for concurrent transmission, for example, in a millimeter wave (mmWave) spectrum. The amplifier circuits are configured to amplify the RF signal based on a number of ET voltages and a number of low-frequency currents, respectively. A number of driver circuits is provided in the multi-amplifier ET circuit to generate the ET voltages and the low-frequency currents for the amplifier circuits, respectively. In examples discussed herein, the driver circuits are co-located with the amplifier circuits to help improve efficiency and maintain linearity in the amplifier circuits, particularly when the RF signal is modulated at a higher modulation bandwidth (e.g., >80 MHz).

Description

FIELD OF THE DISCLOSURE

The technology of the disclosure relates generally to an envelope tracking (ET) amplifier apparatus in a wireless communication device.

BACKGROUND

Mobile communication devices have become increasingly common in current society. The prevalence of these mobile communication devices is driven in part by the many functions that are now enabled on such devices. Increased processing capabilities in such devices means that mobile communication devices have evolved from being pure communication tools into sophisticated mobile multimedia centers that enable enhanced user experiences.

The redefined user experience requires higher data rates offered by wireless communication technologies, such as long-term evolution (LTE) and fifth-generation new-radio (5G-NR). To achieve the higher data rates in mobile communication devices, sophisticated power amplifiers may be employed to increase output power of radio frequency (RF) signals (e.g., maintaining sufficient energy per bit) communicated by mobile communication devices. However, the increased output power of RF signals can lead to increased power consumption and thermal dissipation in mobile communication devices, thus compromising overall performance and user experiences.

Envelope tracking (ET) is a power management technology designed to improve efficiency levels of power amplifiers to help reduce power consumption and thermal dissipation in a mobile communication device. In an ET system, an ET power amplifier(s) amplifies an RF signal(s) based on time-variant voltages generated in accordance to time-variant amplitudes of the RF signal(s). The time-variant voltages increase as the time-variant amplitudes rise and decrease as the time-variant amplitudes fall. As such, the time-variant voltages correspond to a time-variant voltage envelope that tracks a time-variant power envelope associated with the time-variant signal amplitudes of the RF signal(s). Notably, the better the time-variant voltage envelope tracks the time-variant power envelope, the higher efficiency can be achieved in the ET power amplifier(s). In this regard, it may be necessary for the ET system to constantly adjust the time-variant voltages applied to the ET power amplifier(s) to ensure that the ET power amplifier(s) can consistently operate at a desired efficiency for any given instantaneous power requirement of the RF signal(s).

SUMMARY

Aspects disclosed in the detailed description include a multi-amplifier envelope tracking (ET) circuit and related apparatus. The multi-amplifier ET circuit includes a number of amplifier circuits configured to amplify concurrently a radio frequency (RF) signal to generate a number of amplified RF signals for concurrent transmission, for example, in a millimeter wave (mmWave) spectrum. The amplifier circuits are configured to amplify the RF signal based on a number of ET voltages and a number of low-frequency currents, respectively. A number of driver circuits are provided in the multi-amplifier ET circuit to generate the ET voltages and the low-frequency currents for the amplifier circuits, respectively. In examples discussed herein, the driver circuits are co-located with the amplifier circuits to help improve efficiency and maintain linearity in the amplifier circuits, particularly when the RF signal is modulated at a higher modulation bandwidth (e.g., >80 MHz).

In one aspect, a multi-amplifier ET circuit is provided. The multi-amplifier ET circuit includes a number of amplifier circuits configured to amplify concurrently an RF signal based on a number of ET voltages and a number of low-frequency currents, respectively. The multi-amplifier ET circuit also includes a common port configured to receive a common low-frequency current. The multi-amplifier ET circuit also includes a number of driver circuits coupled in parallel between the common port and the amplifier circuits. The driver circuits are configured to receive the common low-frequency current from the common port. The driver circuits are also configured to receive a number of ET target voltages, respectively. The driver circuits are also configured to generate the ET voltages based on the ET target voltages, respectively. The driver circuits are also configured to generate the low-frequency currents, respectively, based on the common low-frequency current.

In another aspect, an ET amplifier apparatus is provided. The ET amplifier apparatus includes a multi-amplifier ET circuit. The multi-amplifier ET circuit includes a number of amplifier circuits configured to amplify concurrently an RF signal based on a number of ET voltages and a number of low-frequency currents, respectively. The multi-amplifier ET circuit also includes a common port configured to receive a common low-frequency current. The multi-amplifier ET circuit also includes a number of driver circuits coupled in parallel between the common port and the amplifier circuits. The driver circuits are configured to receive the common low-frequency current from the common port. The driver circuits are also configured to receive a number of ET target voltages, respectively. The driver circuits are also configured to generate the ET voltages based on the ET target voltages, respectively. The driver circuits are also configured to generate the low-frequency currents, respectively, based on the common low-frequency current. The ET amplifier apparatus also includes an ET tracker circuit configured to provide the common low-frequency current to the common port.

Those skilled in the art will appreciate the scope of the disclosure and realize additional aspects thereof after reading the following detailed description in association with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings incorporated in and forming a part of this specification illustrate several aspects of the disclosure and, together with the description, serve to explain the principles of the disclosure.

FIG. 1 is a schematic diagram of an exemplary multi-amplifier envelope tracking (ET) circuit including a number of amplifier circuits configured to amplify concurrently a radio frequency (RF) signal to generate a number of amplified RF signals, respectively;

FIG. 2 is a schematic diagram of an exemplary driver circuit, which can be co-located with the amplifier circuits in the multi-amplifier ET circuit of FIG. 1;

FIG. 3 is a schematic diagram of an exemplary ET amplifier apparatus configured according an embodiment of the present disclosure; and

FIG. 4 is a schematic diagram of an exemplary multi-amplifier ET circuit configured according an embodiment of the present disclosure to amplify concurrently the RF signal of FIG. 1 to generate a number of amplified RF signals in different polarizations.

DETAILED DESCRIPTION

The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the embodiments and illustrate the best mode of practicing the embodiments. Upon reading the following description in light of the accompanying drawing figures, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.

It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of the present disclosure. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.

It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. Likewise, it will be understood that when an element such as a layer, region, or substrate is referred to as being “over” or extending “over” another element, it can be directly over or extend directly over the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly over” or extending “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including” when used herein specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. It will be further understood that terms used herein should be interpreted as having a meaning that is consistent with their meaning in the context of this specification and the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.

Aspects disclosed in the detailed description include a multi-amplifier envelope tracking (ET) circuit and related apparatus. The multi-amplifier ET circuit includes a number of amplifier circuits configured to amplify concurrently a radio frequency (RF) signal to generate a number of amplified RF signals for concurrent transmission, for example, in a millimeter wave (mmWave) spectrum. The amplifier circuits are configured to amplify the RF signal based on a number of ET voltages and a number of low-frequency currents, respectively. A number of driver circuits are provided in the multi-amplifier ET circuit to generate the ET voltages and the low-frequency currents for the amplifier circuits, respectively. In examples discussed herein, the driver circuits are co-located with the amplifier circuits to help improve efficiency and maintain linearity in the amplifier circuits, particularly when the RF signal is modulated at a higher modulation bandwidth (e.g., >80 MHz).

In this regard, FIG. 1 is a schematic diagram of an exemplary multi-amplifier ET circuit 10 including a plurality of amplifier circuits 12(1)-12(N) configured to amplify concurrently an RF signal 14 to generate a plurality of amplified RF signals 16(1)-16(N), respectively. In a non-limiting example, the RF signal 14 can be a fifth-generation new-radio (5G-NR) communication signal configured to be transmitted in a millimeter wave (mmWave) spectrum (e.g., >28 GHz). In this regard, the multi-amplifier ET circuit 10 may be coupled to an antenna array (not shown) configured to radiate concurrently the amplified RF signals 16(1)-16(N) in a formed RF beam(s) to a receiving device (not shown).

The amplifier circuits 12(1)-12(N) are configured to amplify the RF signal 14 based on a plurality of ET voltages V_CC1-V_CCN. Notably, the amplified RF signals 16(1)-16(N) may arrive at the receiving device via different propagation paths. As a result, the amplified RF signals 16(1)-16(N) received by the receiving device may experience different propagation delays and/or propagation attenuations. To ensure that the amplified RF signals 16(1)-16(N) can be coherently combined (e.g., linearly combined) at the receiving device, the RF signal 14 may be pre-processed (e.g., phase shifted) prior to being amplified by the amplifier circuits 12(1)-12(N). In this regard, the RF signal 14 being amplified by the amplifier circuits 12(1)-12(N) may be associated with different phases θ₁-θ_N configured to accommodate for the propagation delays of the amplified RF signals 16(1)-16(N), respectively. In one non-limiting example, the amplifier circuits 12(1)-12(N) may be configured to amplify the RF signal 14 to different power levels to compensate for the propagation attenuations of the amplified RF signals 16(1)-16(N). In this regard, the amplified RF signals 16(1)-16(N) may correspond to different time-variant power envelopes having different peak-to-average ratios (PARs). Accordingly, the ET voltages V_CC1-V_CCN received by the amplifier circuits 12(1)-12(N) may be generated in accordance to the different power levels. In another non-limiting example, the amplifier circuits 12(1)-12(N) may be configured to amplify the RF signal 14 to an identical power level. However, given that the amplifier circuits 12(1)-12(N) may correspond to different impedances, the ET voltages V_CC1-V_CCN received by the amplifier circuits 12(1)-12(N) may be generated in accordance to the different impedances.

The amplifier circuits 12(1)-12(N) are also configured to amplify the RF signal 14 based on a plurality of currents I_CC1-I_CCN, respectively. Each of the currents I_CC1-I_CCN may include a low-frequency current (e.g., a direct current) and a high-frequency current (e.g., an alternating current). In this regard, the currents I_CC1-I_CCN may include a plurality of low-frequency currents I_DC1-I_DCN and a plurality of high-frequency currents I_AC1-I_ACN, respectively (I_CCX=I_DCX+I_ACX, 1≤X≤N).

The multi-amplifier ET circuit 10 includes a plurality of driver circuits 18(1)-18(N) configured to generate the ET voltages V_CC1-V_CCN and the currents I_CC1-I_CCN for the amplifier circuits 12(1)-12(N), respectively. The driver circuits 18(1)-18(N) are coupled to the amplifier circuits 12(1)-12(N) over a number of conductive lengths L₁-L_N, respectively. In a non-limiting example, each of the conductive lengths L₁-L_N corresponds to a respective trace inductance that is less than four-tenths (0.4) nanoHenry (nH). Accordingly, the driver circuits 18(1)-18(N) are said to be co-located with the amplifier circuits 12(1)-12(N) in the multi-amplifier ET circuit 10. The driver circuits 18(1)-18(N) and the amplifier circuits 12(1)-12(N) may be integrated into a single semiconductor die. Alternatively, it may also be possible to provide the driver circuits 18(1)-18(N) and the amplifier circuits 12(1)-12(N) in different semiconductor dies (e.g., a first semiconductor die and a second semiconductor die). By co-locating the driver circuits 18(1)-18(N) with the amplifier circuits 12(1)-12(N) in the multi-amplifier ET circuit 10, it may be possible to reduce the respective trace inductance associated with each of the conductive lengths L₁-L_N. As a result, it may be possible to reduce trace inductance-related distortions to the ET voltages V_CC1-V_CCN and/or the high-frequency currents I_AC1-I_ACN, thus helping to improve efficiency and linearity in the amplifier circuits 12(1)-12(N), regardless of a corresponding modulation bandwidth of the RF signal 14.

The driver circuits 18(1)-18(N) include a plurality of ET voltage circuits 20(1)-20(N) and a plurality of regulator circuits 22(1)-22(N) (denoted as “LDO”), respectively. The ET voltage circuits 20(1)-20(N) are coupled to the amplifier circuits 12(1)-12(N) and configured to generate the ET voltages V_CC1-V_CCN for the amplifier circuits 12(1)-12(N), respectively. To ensure that the amplifier circuits 12(1)-12(N) can generate the amplified RF signals 16(1)-16(N) in accordance to the different time-variant power envelopes, the ET voltage circuits 20(1)-20(N) may be configured to generate the ET voltages V_CC1-V_CCN in accordance to the time-variant power envelopes of the amplified RF signals 16(1)-16(N). As such, the ET voltage circuits 20(1)-20(N) may be configured to generate the ET voltages V_CC1-V_CCN based on a plurality of ET target voltages V_TARGET-1-V_TARGET-N, respectively. The ET target voltages V_TARGET-1-V_TARGET-N can be configured to have a plurality of time-variant target voltage envelopes that track the time-variant power envelopes of the amplified RF signals 16(1)-16(N), respectively. In this regard, the time-variant target voltage envelopes may rise and fall in accordance to the rises and falls of the time-variant power envelopes of the amplified RF signals 16(1)-16(N). Accordingly, the ET voltage circuits 20(1)-20(N) may generate the ET voltages V_CC1-V_CCN that rise and fall in accordance to the rise and fall of the time-variant power envelopes of the amplified RF signals 16(1)-16(N) as well.

The multi-amplifier ET circuit 10 includes a common port 24 configured to receive a common low-frequency current I_COMMON (e.g., a direct current). The regulator circuits 22(1)-22(N) may be coupled in parallel between the common port 24 and the amplifier circuits 12(1)-12(N), respectively. As previously mentioned, the currents I_CC1-I_CCN may include both the low-frequency currents I_DC1-I_DCN and the high-frequency currents I_AC1-I_ACN, respectively. In this regard, the regulator circuits 22(1)-22(N) are configured to receive the common low-frequency current I_COMMON from the common port 24 and generate the low-frequency currents I_DC1-I_DCN in the currents I_CC1-I_CCN, respectively, based on the common current I_COMMON.

In a non-limiting example, the ET voltage circuits 20(1)-20(N) can be configured to generate at least a portion of the high-frequency currents I_AC1-I_ACN in the currents I_CC1-I_CCN, respectively. Similar to the ET voltages V_CC1-V_CCN, the currents I_CC1-I_CCN may need to rise and fall in accordance to the rises and falls of the time-variant power envelopes of the amplified RF signals 16(1)-16(N). In this regard, the regulator circuits 22(1)-22(N) may be configured to adjust the common low-frequency current I_COMMON to increase or decrease the low-frequency currents I_DC1-I_DCN, respectively. Likewise, the ET voltage circuits 20(1)-20(N) may be configured to source the high-frequency currents I_AC1-I_ACN (e.g., when the time-variant power envelope transitions from average to peak) or sink the high-frequency currents I_AC1-I_ACN (e.g., when the time-variant power envelope transitions from peak to average). Collectively, the ET voltage circuits 20(1)-20(N) and the regulator circuits 22(1)-22(N) can cause the currents I_CC1-I_CCN to rise and fall in accordance to the rise and fall of the time-variant power envelopes of the amplified RF signals 16(1)-16(N).

The ET voltage circuits 20(1)-20(N) can be configured to generate a plurality of sense current signals 26(1)-26(N), respectively. The sense current signals 26(1)-26(N) may be configured to indicate the high-frequency currents I_AC1-I_ACN that are sourced or sank by the ET voltage circuits 20(1)-20(N), respectively. In a non-limiting example, the regulator circuits 22(1)-22(N) can be configured to adjust the common low-frequency current I_COMMON to generate the low-frequency currents I_DC1-I_DCN based on the sense current signals 26(1)-26(N), respectively.

Each of the ET voltage circuits 20(1)-20(N) can be configured to include a voltage amplifier for generating the ET voltages V_CC1-V_CCN. In this regard, FIG. 2 is a schematic diagram of an exemplary driver circuit 18(X), which can be provided in the multi-amplifier ET circuit 10 of FIG. 1 as any of the driver circuits 18(1)-18(N). Common elements between FIGS. 1 and 2 are shown therein with common element numbers and will not be re-described herein.

The driver circuit 18(X) includes an ET voltage circuit 20(X) and a regulator circuit 22(X) that are coupled to an amplifier circuit 12(X). Notably, the ET voltage circuit 20(X) is among the ET voltage circuits 20(1)-20(N) in FIG. 1, the regulator circuit 22(X) is among the regulator circuits 22(1)-22(N) in FIG. 1, and the amplifier circuit 12(X) is among the amplifier circuits 12(1)-12(N) in FIG. 1.

The ET voltage circuit 20(X) includes a voltage amplifier 27 configured to generate an initial ET voltage V′_CCX based on an ET target voltage V_TARGET-X. Notably, the ET target voltage V_TARGET-X is among the ET target voltages V_TARGET-1-V_TARGET-N in FIG. 1. The ET voltage circuit 20(X) may include an offset capacitor 28 having a first end 30 coupled to the voltage amplifier 27 and a second end 32 coupled to the amplifier circuit 12(X). The offset capacitor 28 is configured to raise the initial ET voltage V′_CCX by a predetermined offset voltage V_OFFSET (e.g., 0.8 V) to generate an ET voltage V_CCX (V_CC-X=V′_CCX+V_OFFSET). Notably, the ET voltage V_CCX is among the ET voltages V_CC1-V_CCN in FIG. 1. The ET voltage circuit 20(X) may include a feedback loop 34 coupled from the second end 32 to a feedback end 36 of the voltage amplifier 27. The feedback loop 34 is configured to provide a sample of the ET voltage V_CCX back to the voltage amplifier 27.

The voltage amplifier 27 may be configured to source or sink a high-frequency current I_ACX, which is among the high-frequency currents I_AC1-I_ACN in FIG. 1. In this regard, the ET voltage circuit 20(X) is configured to generate a sense current signal 26(X) to indicate the high-frequency current I_ACX that is sourced or sank by the voltage amplifier 27. Notably, the sense current signal 26(X) is among the sense current signals 26(1)-26(N) in FIG. 1. In this regard, the regulator circuit 22(X) may be configured to adjust the common low-frequency current I_COMMON to generate the low-frequency current I_DCX based on the sense current signal 26(X).

In a non-limiting example, the ET voltage circuit 20(X) includes circuitry 38 coupled in parallel to the offset capacitor 28 between the first end 30 and the second end 32. The circuitry 38 may be configured to generate a voltage indicator 40 indicative of a voltage differential between the initial ET voltage V′_CCX and the ET voltage V_CCX. The voltage amplifier 27 may be configured to generate a current indicator 42 indicative of the high-frequency current I_ACX sourced or sank by the voltage amplifier 27. Accordingly, a controller 44 can be configured to generate the sense current signal 26(X) based on the voltage indicator 40 and the current indicator 42.

The ET voltage circuit 20(X) may receive one or more supply voltages V_batampH (referred to as “high supply voltage”, V_batampM (referred to as “medium supply voltage”), and V_batampL (referred to as “low supply voltage”) (V_batampH>V_batampM>V_batampL). The ET voltage circuit 20(X) may include a supply voltage selector 46 (denoted as “VSEL”) configured to determine a selected supply voltage V_batamp among the supply voltages V_batampH, V_batampM, and V_batampL and provide the selected supply voltage V_batamp to the voltage amplifier 27. Accordingly, the voltage amplifier 27 may generate the ET voltage V_CCX based on the selected supply voltage V_batamp and the ET target voltage V_TARGET-X.

With reference back to FIG. 1, the multi-amplifier ET circuit 10 may be provided in an ET amplifier apparatus 48 that further includes a tracker circuit 50. In a non-limiting example, the tracker circuit 50 is coupled to the multi-amplifier ET circuit 10 over a longer conductive length L, which may correspond to a trace inductance higher than 0.4 nH. The tracker circuit 50 may include a multi-level charge pump (MCP) 52. The MCP 52 is configured to generate a direct current voltage V_DC based on a battery voltage V_BAT. In a non-limiting example, the MCP 52 can be configured to generate the direct current voltage VDC at 0V, V_BAT, or 2xV_BAT. The MCP 52 is coupled in series to an inductor 54, which is configured to induce the common low-frequency current I_COMMON based on the direct current voltage V_DC and provide the common low-frequency current I_COMMON to the common port 24.

The tracker circuit 50 may include a voltage amplifier circuit 56 coupled to the common port 24. The voltage amplifier circuit 56 may be configured to generate a common modulated voltage V_COMMON and provide the common modulated voltage V_COMMON to the common port 24. The common modulated voltage V_COMMON is configured to make sure that the common low-frequency current I_COMMON always flow from the common port 24 toward the amplifier circuits 12(1)-12(N). Notably, the ET voltage circuits 20(1)-20(N) may generate the ET voltages V_CC1-V_CCN that rise and fall in accordance to the rise and fall of the time-variant power envelopes of the amplified RF signals 16(1)-16(N). In this regard, to ensure that the common low-frequency current I_COMMON always flows from the common port 24 toward the amplifier circuits 12(1)-12(N), the common modulated voltage V_COMMON needs to be greater than or equal to a highest ET voltage among the ET voltages V_CC1-V_CCN.

In this regard, the voltage amplifier circuit 56 may include a common voltage amplifier 58 configured to generate an initial common modulated voltage V_COMMON based on a common ET target voltage V_{TARGET-COMMON}. The common voltage amplifier 58 may be coupled in series to a common offset capacitor 60, which may be configured to raise the initial common modulated voltage V′_COMMON by a common offset voltage V_{OFFSET-COMMON} to generate the common modulated voltage V_COMMON (V_COMMON=V′_COMMON+V_{OFFSET-COMMON}). In a non-limiting example, the common offset voltage V_{OFFSET-COMMON} can be configured to be greater than or equal to the offset voltage V_OFFSET.

The tracker circuit 50 may include a target voltage circuit 62. The target voltage circuit 62 is configured to generate the ET target voltages V_TARGET-1-V_TARGET-N based on a target voltage signal 64. In a non-limiting example, the target voltage signal 64 is generated based on a time-variant amplitude envelope of the RF signal 14 and a target voltage look-up table (LUT) (not shown). The target voltage circuit 62 may be configured to provide the ET target voltages V_TARGET-1-V_TARGET-N to the ET voltage circuits 20(1)-20(N), respectively. Please refer to U.S. patent application Ser. No. 16/250,229, filed on Jan. 17, 2019, and U.S. patent application Ser. No. 16/250,298, filed on Jan. 17, 2019, for an exemplary implementation of the target voltage circuit 62. The target voltage circuit 62 may be further configured to determine a maximum ET target voltage V_TARGET-MAX among the ET target voltages V_TARGET-1-V_TARGET-N and provide the maximum ET target voltage V_TARGET-MAX to the common voltage amplifier 58 as the common ET target voltage V_{TARGET-COMMON}.

The tracker circuit 50 may further include a supply voltage circuit 66. The supply voltage circuit 66 may be configured to generate and provide the supply voltages V_batampH, V_batampM, and V_batampL to the ET voltage circuits 20(1)-20(N).

Although the multi-amplifier ET circuit 10 is configured to enable the amplifier circuits 12(1)-12(N) to amplify concurrently the RF signal 14 for transmission in the formed RF beam(s), it may also be possible to configure the multi-amplifier ET circuit 10 to operate in a single amplifier mode. In the single amplifier mode, a selected amplifier circuit, for example the amplifier circuit 12(1), among the amplifier circuits 12(1)-12(N) for amplifying the RF signal 14 is activated, while the rest of the amplifier circuits 12(2)-12(N) are deactivated. Accordingly, a selected driver circuit, for example the driver circuit 20(1) is configured to provide a selected ET voltage (e.g., V_CC1) to the selected amplifier circuit. In this regard, it may be possible to bypass the regulator circuit 22(1) to allow the common low-frequency current I_COMMON to flow directly from the common port 24 toward the selected amplifier circuit 12(1). This may be achieved by closing a switch 68 coupled in parallel to the regulator circuit 22(1). Notably, it may also be possible to provide the switch 68 inside the regulator circuit 22(1).

Alternative to providing the target voltage circuit 62 in the tracker circuit 50, it may also be possible to include the target voltage circuit 62 in the multi-amplifier ET circuit 10. In this regard, FIG. 3 is a schematic diagram of an exemplary ET amplifier apparatus 70 configured according to an embodiment of the present disclosure. Common elements between FIGS. 1 and 3 are shown therein with common element numbers and will not be re-described herein.

The ET amplifier apparatus 70 includes a tracker circuit 50A and a multi-amplifier ET circuit 10A. In contrast to the ET amplifier apparatus 48 of FIG. 1, in which the target voltage circuit 62 is provided in the tracker circuit 50, the target voltage circuit 62 is moved from the tracker circuit 50A into the multi-amplifier ET circuit 10A. In this regard, the target voltage circuit 62 is configured to provide the maximum ET target voltage V_TARGET-MAX to the common voltage amplifier 58. The multi-amplifier ET circuit 10A may include a voltage driver 72 configured to boost the maximum ET target voltage V_TARGET-MAX.

FIG. 4 is a schematic diagram of an exemplary multi-amplifier ET circuit 10B configured according to an embodiment of the present disclosure to amplify concurrently the RF signal 14 of FIG. 1 to generate a number of horizontally-polarized RF signals 16H(1)-16H(N) and a number of vertically-polarized RF signals 16V(1)-16V(N). Common elements between FIGS. 1 and 4 are shown therein with common element numbers and will not be re-described herein. Herein, a horizontal polarization may be parallel to earth's horizon and a vertical polarization may be perpendicular to earth's horizon.

The multi-amplifier ET circuit 10B includes a plurality of amplifier circuits 74(1)-74(N). The amplifier circuits 74(1)-74(N) include a plurality of first amplifier circuits 76(1)-76(N) and a plurality of second amplifier circuits 78(1)-78(N), respectively. The first amplifier circuits 76(1)-76(N) are configured to amplify concurrently the RF signal 14 to generate the horizontally-polarized RF signals 16H(1)-16H(N) based on the ET voltages V_CC1-V_CCN and the currents I_CC1-I_CCN, respectively. The second amplifier circuits 78(1)-78(N) are configured to amplify concurrently the RF signal 14 to generate the vertically-polarized RF signals 16V(1)-16V(N) based on the ET voltages V_CC1-V_CCN and the currents I_CC-1-I_CCN, respectively.

Those skilled in the art will recognize improvements and modifications to the embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.

Claims

1. An envelope tracking (ET) amplifier apparatus comprising: a multi-amplifier ET circuit comprising: a plurality of amplifier circuits configured to amplify concurrently a radio frequency (RF) signal for concurrent transmission based on a plurality of ET voltages and a plurality of low-frequency currents, respectively;a common port configured to receive a common low-frequency current; anda plurality of driver circuits coupled in parallel between the common port and the plurality of amplifier circuits, the plurality of driver circuits configured to: receive the common low-frequency current from the common port;receive a plurality of ET target voltages, respectively;generate the plurality of ET voltages based on the plurality of ET target voltages, respectively; andgenerate the plurality of low-frequency currents, respectively, based on the common low-frequency current; andan ET tracker circuit configured to provide the common low-frequency current and a common modulated voltage that equals a maximum of the plurality of ET target voltages to the common port.

2. The ET amplifier apparatus of claim 1 wherein the ET tracker circuit comprises: a multi-level charge pump (MCP) configured to generate a direct current voltage based on a battery voltage; andan inductor coupled in series to the MCP and configured to induce the common low-frequency current based on the direct current voltage.

3. The ET amplifier apparatus of claim 2 wherein the ET tracker circuit further comprises a voltage amplifier circuit configured to: generate the common modulated voltage based on a common ET target voltage; andprovide the common modulated voltage to the common port to cause the common low-frequency current to flow from the common port toward the plurality of amplifier circuits.

4. The ET amplifier apparatus of claim 3 wherein the ET tracker circuit further comprises a target voltage circuit configured to: generate the plurality of ET target voltages and provide the plurality of ET target voltages to the plurality of driver circuits, respectively;determine a maximum ET target voltage among the plurality of ET target voltages; andprovide the maximum ET target voltage to the voltage amplifier circuit as the common ET target voltage.

5. The ET amplifier apparatus of claim 3 wherein the multi-amplifier ET circuit further comprises a target voltage circuit configured to: generate the plurality of ET target voltages based on a target voltage signal;provide the plurality of ET target voltages to the plurality of driver circuits, respectively;determine a maximum ET target voltage among the plurality of ET target voltages; andprovide the maximum ET target voltage to the voltage amplifier circuit as the common ET target voltage.

6. The ET amplifier apparatus of claim 3 wherein the ET tracker circuit further comprises a supply voltage circuit configured to generate and provide one or more supply voltages to each of the plurality of driver circuits in the multi-amplifier ET circuit.

7. The ET amplifier apparatus of claim 6 wherein the one or more supply voltages are selected from the group consisting of: a high supply voltage, a medium supply voltage lower than the high supply voltage, and a low supply voltage lower than the medium supply voltage.

8. The ET amplifier apparatus of claim 6 wherein the plurality of driver circuits comprises: a plurality of ET voltage circuits configured to: receive the plurality of ET target voltages, respectively; andgenerate the plurality of ET voltages based on the plurality of ET target voltages, respectively; anda plurality of regulator circuits configured to: receive the common low-frequency current from the common port; andadjust the common low-frequency current to generate the plurality of low-frequency currents, respectively.

9. The ET amplifier apparatus of claim 8 wherein the plurality of ET voltage circuits comprises: a plurality of voltage amplifiers configured to generate a plurality of initial ET voltages based on the plurality of ET target voltages, respectively; anda plurality of offset capacitors coupled in series to the plurality of voltage amplifiers and configured to raise the plurality of initial ET voltages to the plurality of ET voltages, respectively.

10. The ET amplifier apparatus of claim 9 wherein each of the plurality of voltage amplifiers is further configured to generate a respective initial ET voltage among the plurality of initial ET voltages based on a selected supply voltage among the one or more supply voltages.

11. The ET amplifier apparatus of claim 9 wherein: the plurality of amplifier circuits is further configured to amplify concurrently the RF signal based on a plurality of high-frequency currents, respectively; andthe plurality of voltage amplifiers is further configured to source or sink at least a portion of the plurality of high-frequency currents, respectively.

12. The ET amplifier apparatus of claim 11 wherein the plurality of voltage amplifiers is further configured to generate a plurality of sense current signals indicative of the plurality of high-frequency currents being sourced or sank by the plurality of voltage amplifiers, respectively.

13. The ET amplifier apparatus of claim 12 wherein the plurality of regulator circuits is further configured to: receive the plurality of sense current signals from the plurality of voltage amplifiers, respectively; andadjust the common low-frequency current to generate the plurality of low-frequency currents based on the plurality of sense current signals, respectively.

14. The ET amplifier apparatus of claim 8 wherein the multi-amplifier ET circuit is further configured to operate in a single amplifier mode wherein: a selected amplifier circuit among the plurality of amplifier circuits is activated to amplify the RF signal based on a selected ET voltage among the plurality of ET voltages and the common low-frequency current; anda selected driver circuit is configured to provide the selected ET voltage and the common low-frequency current to the selected amplifier circuit.

15. The ET amplifier apparatus of claim 14 wherein: a respective ET voltage circuit in the selected driver circuit is configured to generate the selected ET voltage; anda respective regulator circuit in the selected driver circuit is bypassed such that the common low-frequency current can flow directly from the common port to the selected amplifier circuit.

16. The ET amplifier apparatus of claim 1 wherein each of the plurality of amplifier circuits comprises a first amplifier circuit and a second amplifier circuit configured to amplify the RF signal in a horizontal polarization and a vertical polarization, respectively.

17. The ET amplifier apparatus of claim 1 wherein the plurality of driver circuits and the plurality of amplifier circuits are integrated into a semiconductor die.

18. The ET amplifier apparatus of claim 1 wherein the multi-amplifier ET circuit further comprises: a first semiconductor die comprising the plurality of driver circuits; anda second semiconductor die comprising the plurality of amplifier circuits.

19. The ET amplifier apparatus of claim 1 wherein each of the plurality of driver circuits is coupled to a respective amplifier circuit among the plurality of amplifier circuits over a respective conductive length having less than four-tenths (0.4) nanoHenry (nH) trace inductance.

20. The ET amplifier apparatus of claim 1 wherein the ET tracker circuit is coupled to the multi-amplifier ET circuit over a respective conductive length having more than four-tenths (0.4) nanoHenry (nH) trace inductance.