Multi-frequency controllers for inductive heating and associated systems and methods

Information

  • Patent Grant
  • 11638331
  • Patent Number
    11,638,331
  • Date Filed
    Wednesday, May 29, 2019
    5 years ago
  • Date Issued
    Tuesday, April 25, 2023
    a year ago
Abstract
The present technology is directed to multi-frequency controllers for inductive heating and associated systems and methods. The systems can be configured to precisely heat a module via a coil to a target temperature using oscillating, pulsed electrical signals associated with unique frequencies and/or capacitance values. Each unique frequency can correspond to heating the module to a particular depth, relative to an outer surface of the module. A first pulsed electrical signal having a first frequency can heat the module to a first depth, and a second pulsed electrical signal having a second frequency can heat the module to a second depth different than the first depth. The system can include a thermal sensor for measuring a temperature associated with at least one of the module or a fluid associated with the module. Based on the temperature, the system can adjust signal delivery parameters of the first and/or second electrical signals.
Description
TECHNICAL FIELD

The present technology is generally directed to multi-frequency controllers used for inductive heating. In some embodiments, the multi-frequency controllers are configured to precisely regulate temperature of a module by heating particular depths of the module.


BACKGROUND

Chemical reactions are commonly carried out in a chamber in which molecules are forced to interact to produce a desired chemical product. Precise heating ensures that desired products are produced at desired yields, concentrations, and purities. When the temperature is too high, unwanted chemical reactions may occur. When the temperature is too low, the desired chemical reactions may not occur. The input reactants generally react to produce the desired product within a constrained range of temperatures.


Similarly, some reactive molecules contained within a chamber are sensitive to temperatures, potentially reacting into undesirable products when the temperature is too high or too low.


Current heating and cooling designs are very inefficient because heat has to move from exterior heaters to channels deep within an interior of a chamber. Heat moves from hot outer surfaces to the cooler inner surfaces via conduction along the thin channel walls. This requires that heat on the outside channels be much higher than the desired heat on the inner channels. The range of temperatures may result in inefficient operation, and/or unintended or undesirable chemical decomposition. Maintaining a uniform temperature for the input reactants across an area in the chamber is important for chemical reaction efficiency.


Thus, an efficient system and method for controlling the heating within a chamber is needed.


SUMMARY

One inventive aspect is a system for heating a module (e.g., a container, receptacle, storage device, delivery device, reactor, or other module) via a coil to a target temperature using oscillating, pulsed electrical signals associated with unique frequencies and/or capacitance values. Each unique frequency can correspond to heating the module to a particular depth, relative to an outer surface of the module. For example, a first pulsed electrical signal having a first frequency can heat the module to a first depth, and a second pulsed electrical signal having a second frequency can heat the module to a second depth different than the first depth. The system can further include a thermal sensor for measuring a temperature associated with at least one of the module or a fluid associated with the module. Based on the measured temperature, the system can adjust signal delivery parameters of the first and/or second electrical signals.


Another aspect is a method for heating a module via an inductive coil to a target temperature using oscillating, pulsed electrical signals associated with unique frequencies and/or capacitance values. This method includes sending interleaving electrical signals to an inductor coil wrapped around a module. The electrical signals including a first electrical signal having a first duty cycle and a second electrical signal having a second duty cycle. The first electrical signal may cause a first set of capacitors to be electrically connected to the inductor coil and the module to be heated to a first depth relative to an outer surface of the module. The second electrical signal causes a second set of capacitors (different from the first set of capacitors) to be electrically connected to the inductor coil and the module to be heated to a second depth relative to the outer surface, the second depth being different than the first depth. A temperature signal from a thermal sensor, the temperature signal including a temperature of at least one of the module or a fluid entering or exiting the module is received. A signal delivery parameter of at least one of the first or second electrical signals is adjusted based at least in part on the received temperature signal.


These, and other aspects, are disclosed in the present document.





BRIEF DESCRIPTION OF THE DRAWINGS

The various embodiments are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings. More particular descriptions and equally effective implementations are included in this disclosure.



FIG. 1 is a schematic view of a system for inductively heating a module, configured in accordance with embodiments of the present technology.



FIG. 2 is an end view of the module shown in FIG. 1, configured in accordance with embodiments of the present technology.



FIG. 3 is a block flow diagram illustrating a method for inductively heating a module, configured in accordance with embodiments of the present technology.



FIGS. 4A-4D are schematic circuit diagrams of a system configured in accordance with embodiments of the present technology.





Identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one implementation may be beneficially utilized in other implementations without specific recitation.


DETAILED DESCRIPTION

The present technology is generally directed to multi-frequency controllers for inductive heating and associated systems and methods. In some embodiments, systems associated with the present technology are configured to precisely heat a module via a coil (e.g., an inductive coil) to a target temperature using oscillating, pulsed electrical signals associated with unique frequencies and/or capacitance values. Each unique frequency can correspond to heating the module to a particular depth, relative to an outer surface of the module. For example, a first pulsed electrical signal having a first frequency can heat the module to a first depth, and a second pulsed electrical signal having a second frequency can heat the module to a second depth different than the first depth. As such, individual regions extending along a length of the module can be individually heated by each electrical signal, thereby allowing the module, or more particularly a reactor core of the module, to be precisely heated to the target temperature. In particular, the present technology allows the core to be approximately uniformly heated, such that the temperature difference of individual regions across a diameter of the core is less than about 15 degC., less than about 10 degC., or less than about 5 degC. Furthermore, the present technology can also include one or more thermal sensors in communication with a controller that controls heating of the core via the coil. The thermal sensors can collect temperature measurements of the core or fluid entering, passing through, or exiting the core, and can be used as feedback to adjust the electrical signals being sent to the coil. For example, in some embodiments, a duty cycle of the electrical signals can be adjusted depending on whether the measured temperature is above or below the target temperature.


In the following detailed description, reference is made to the accompanying drawings that form specific embodiments by way of illustration in which the disclosed subject matter can be practiced. However, it should be understood that other embodiments may be utilized, and structural changes may be made without departing from the scope of the disclosed subject matter. Any combination of the following features and elements is contemplated to implement and practice the disclosure.


In the description, common or similar features may be designated by common reference numbers. As used herein, “exemplary” may indicate an example, an implementation, or an aspect, and should not be construed as limiting or as indicating a preference or a preferred implementation.



FIG. 1 is a schematic view of a system 100 for inductively heating a load, configured in accordance with embodiments of the present technology. As shown in the illustrated embodiment, the system 100 includes an inductor coil (e.g., a first coil) 102, a plurality of capacitors configured to electrically connected to the inductor coil 102, and a microcontroller 104 in communication with the inductor coil 102 and plurality of capacitors. The system 100 can further include a power supply unit 106 in communication with the microcontroller 104 and configured to produce pulsed electrical signals to be sent by the microcontroller 104, and in-circuit programming 108 (e.g., instructions) for operating the microcontroller 104. The coil 102 can be positioned around a module 160 that includes a core portion (e.g., a catalytic core portion). The module 160, and thus the core, is configured to receive a fluid, such as a hydrogenated molecule, and cause hydrogen to be released from the hydrogenated molecule to produce a composition including an at least partially dehydrogenated molecule and gaseous hydrogen.


The plurality of capacitors can include one or more base capacitors 121a, 121b (referred to collectively as “base capacitors 121”), a first set of capacitors 123a, 123b (referred to collectively as “first set of capacitors 123”), a second set of capacitors 125a, 125b (referred to collectively as “second set of capacitors 125”), and a third set of capacitors 125a, 125b (referred to collectively as “third set of capacitors 127”). The base set of capacitors 121 can be configured to be always on while the microcontroller 104 is operating to provide at least a minimal amount of current to the coil 102. A portion of the first, second and third sets of capacitors 123, 125, 127 are included in a first bank of capacitors 140 (shown collectively as “DC Blocking Capacitor Bank”), and another portion of the first, second and third set of capacitors are included in a second bank of capacitors 150 (shown collectively as “Tank Capacitor Banks”). Each of the capacitors in the first, second and third sets of capacitors 123, 125, 127 includes a corresponding switch 130a, 130b, 130c, 130d, 130e, 130f (referred to collectively as “switches 130”). The individual switches 130 can be switched on to include the corresponding capacitor in the electrical circuit including the coil 102, or can be switched off to not include the corresponding capacitor in the electrical circuit including the coil 102. The switching of the individual switches 130 is controlled by the microcontroller 104, and can be based, e.g., on the frequency of the electrical signal to be sent to the coil 102. Each of the capacitors 121, 123, 125, 127 includes a particular capacitance value that is or can be added to the electrical circuit including the coil 102. As shown in the illustrated embodiment, the capacitance value is 1 microfarad for each capacitor. In other embodiments, however, these values can be changed depending on the particular application of the system 100.


As shown in the illustrated embodiment, the system 100 can further include one or more thermal sensors 110a, 110b (e.g., temperature measurement devices; referred to collectively as “thermal sensors 110”). The thermal sensors 110 can include a thermocouple, a resistance temperature detector (RTD) and/or a camera (e.g., an infrared thermal imager). The thermal sensors 110 are in electrical communication with the microcontroller, and are positioned adjacent (e.g., directly above, below or to the side of) the module 160. As such, the thermal sensors 110 are positioned to capture an end view of the core of the module 160 and collect temperature measurements of individual regions across a diameter of the core. The measurements can then be stored in memory associated with the microcontroller 124, e.g., as 10-bit words. In some embodiments, the resolution of the infrared imager can be 640×480 pixels. In a preferred embodiment, the resolution is high enough to look at individual channels within the core that are configured to pass a fluid (e.g., the hydrogenated molecule referred to above). The imager can form a virtual image of a temperature profile within the core, and the virtual image can then be quantized and used by the microcontroller 124 to control the amount of heating via the coil 102 by adjusting one or more of the signal delivery parameters of the electrical signals that are sent to the coil. As explained in further detail below with reference to FIG. 3, temperature measurements from the thermal sensors 110 can be used by the microcontroller 104 to adjust the electrical signals sent to the coil 102 to heat the fluid traveling through the core of the module 160.


As shown in the illustrated embodiment, the system 100 can further include another coil (e.g., a second coil) 103. The second coil 103 is positioned upstream of the first coil 102, and is configured to heat the fluid entering the module 160 to the target temperature before the fluid reaches the core of the module 160. The second coil 103 can be in electrical communication with and be controlled by the microcontroller 104. The microcontroller 104 can adjust one or more signal delivery parameters (e.g., frequency, amplitude, duty cycle, etc.) of the electrical signals sent to the second coil 103, based on, e.g., temperature measurements from the thermal sensors 110.



FIG. 2 is an end view of the module 160 and the coil 102 wrapped around the module 160, configured in accordance with embodiments of the present technology. As shown in the illustrated embodiment, the module 160 can include a plurality of regions, such as a first region 162 (e.g., an inner region), a second region 164 (e.g., an intermediate region) surrounded by the first region 162, and a third region 166 (e.g., an outer region) surrounded by the second region 164. The first region 162 extends to a first depth 172 relative to an outer surface 170 of the module 160, the second region 164 extends to a second depth 174 relative to the outer surface 170, and the third region 166 extends to a third depth 176 (i.e., the center of the module). In other embodiments, the module 160 can include additional or fewer regions depending on the particular application of the present technology and/or desired heating control. For illustrative purposes, details of the core of the module have been omitted from FIG. 2. For example, the plurality of individual channels, which are present across a diameter (D) of the core and through which fluid flows through, are not shown in FIG. 2.


In operation, the system 100 can be configured to heat the individual regions 162, 164, 166 of the module 160 based on signal delivery parameters of the pulsed electrical signals sent to the coil 102. For example, a first electrical signal having a first frequency and a first capacitance value can cause the module 160 to be heated to the first depth 172 for a period of time. The capacitance value can be based, e.g., on the particular capacitors of the first, second and/or third sets of capacitors 123, 125, 127 that are switched on (i.e., tuned) and added to the circuit. As another example, a second electrical signal having a second frequency and a second capacitance value can cause the module 160 to be heated to the second depth 174 for a period of time, and a third electrical signal having a third frequency and a third capacitance value can cause the module 160 to be heated to the third depth 176 for a period of time. By altering the signal delivery parameters of the pulsed electrical signals, and interleaving the electrical signals themselves (e.g., interleaving the first, second and third electrical signal), the different individual regions of the core can be individually targeted and heated. By heating the individual regions by induction, the system 100 can heat the core across its entire diameter (D) such that a temperature difference across the diameter of the core is less than a threshold limit (e.g., 15 degC., 10 degC., 5 degC., etc.). The frequencies and/or capacitance values selected for each electrical signal can be predetermined and tied to heating a particular depth of penetration of the module, relative to an outer surface of the module. For example, the table below shows example frequencies and capacitance values associated with particular depths of heating penetration.















Location
Frequency
DC Blocking Value
Tank Value







First (outer) region
84 kHz
4 μF
4.5 μF 


Second
51 kHz
8 μF
12 μF


(intermediate) region


Third (inner) region
23 kHz
32 μF 
64 μF









As shown in the table, the frequency of the electrical signal decreases as the depth of penetration increases. For example, the first, outermost region 162 can be heated using a first frequency, 84 kHz, and a combined capacitance value of 8.5 microfarads, the second, intermediate region 164 can be heated using a second frequency, 51 kHz, and a combined capacitance value of 20 microfarads, and the third, innermost region 166 can be heated using a third frequency, 23 kHz, and a combined capacitance value of 96 microfarads. As described above, these signals can be sent to the coil 102 in an oscillating manner (e.g., the first signal with the first frequency and first capacitance value is sent, then the second signal with the second frequency and second capacitance value is sent, and then the third signal with the third frequency and third capacitance value is sent). In other embodiments, the frequencies and/or capacitance values used can vary from those disclosed in the table above, depending on the particular application of the present technology.


As yet another example, the number of capacitors and/or the capacitance value to be sent to the coil 102 for a particular electrical signal may be individually selected, as opposed to being selected as a set of capacitors. For example, as shown in the table below which includes a system with three capacitors, any combination of the capacitors may be chosen. As such, for three capacitors, 8 different combinations of the capacitors can be selected to send a desired amount of capacitance to the coil 102. This ability for the microcontroller to select capacitance values based on the needed depth of heating penetration, allows the module 160 to be heated across its diameter in a relatively uniform manner.
















Address
Cap1 = 2 μF
Cap2 = 16 μF
Cap3 = 64 μF
Total μF







000



Base Value (B)


001
2 μF


 B + 2 μF


010

16 μF

B + 16 μF


011
2 μF
16 μF

B + 18 μF


100


64 μF
B + 64 μF


101
2 μF

64 μF
B + 66 μF


110

16 μF
64 μF
B + 80 μF


111
2 μF
16 μF
64 μF
B + 82 μF










FIG. 3 is a block flow diagram illustrating a method 300 for inductively heating a load, configured in accordance with embodiments of the present technology. Many of the structural features described with reference to the system 100 of FIG. 1 are used to describe the method 300 of FIG. 3. The method 300 includes sending a first electrical signal to the inductor coil 102 positioned around the module 160 (process portion 302). The first electrical signal can be sent from the microcontroller 104, and can include a first set of signal delivery parameters, such as a first frequency, a first capacitance and/or a first duty cycle. The method 300 can further include sending a second electrical signal to the inductor coil 102 (process portion 304). The second electrical signal can be sent from the microcontroller 104, and can include a second set of signal delivery parameters, such as a second frequency, a second capacitance value and/or a second duty cycle. The first and/or second frequencies can be selected from a preset list of frequencies, such as those disclosed in the tables above. Furthermore, the first and second electrical signals can be sent in an interleaving manner, and may include additional electrical signals (e.g., a third electrical signal). Additionally, the electrical signals may be sent in an oscillating manner, in that the signal is being repeatedly sent (e.g., the first signal is sent, followed by the second signal, followed by the first signal, etc.).


The first and second signals can cause at least a portion of the plurality of capacitors to be switched on. The switching of the individual switches 130 may be done via a separate signal sent by the microcontroller 104 to the individual switch. In some embodiments, each electrical signal (e.g., the first electrical signal, the second electrical signal, etc.) may correspond to switching on a set of capacitors. For example, the first signal may cause the first set of capacitors 123 to be switched on, thereby causing the capacitance values associated with the first set of capacitors 123 to be sent to the coil 102. Similarly, the second signal may cause the second set of capacitors 125 to be switched on, and a third signal may cause the third set of capacitors 127 to be switched on. In other embodiments, each signal may correspond to only one of the two capacitors for each set of capacitors shown in FIG. 1. In such an embodiment, only one capacitor is switched on at a time.


The method 300 can further include receiving a temperature signal associated with the module 160 (process portion 306). The received temperature signal can include a temperature measurement of the core, such as a temperature of one of the regions 162, 164, 166, and/or a temperature measurement of the fluid, such as the fluid entering, exiting or passing through the module 160. In some embodiments, the temperature measurement can be a temperature profile of the core. For example, the imager referred to above with respect to FIG. 1, can form a virtual image of a temperature profile within the core, and the virtual image can then be quantized and used by the microcontroller 124, e.g., as feedback to better control temperature of the module 160.


The method 300 can further include adjusting a signal delivery parameter of the first electrical signal and/or the second electrical signal, based on the temperature signal received. The signal delivery parameter being adjusted can include duty cycle. For example, based on the received temperature signal, the microcontroller 104 can adjust a duty cycle of the first electrical signal and/or the second electrical signal depending on whether the received temperature signal is above or below a target temperature. If the received temperature signal is above a target temperature, then the temperature of the region of the module or fluid being measured is too high, and the microcontroller 104 may decrease a duty cycle of the first and/or second electrical signal, thereby causing less dwell time (i.e., less heating time) associated with that particular electrical signal. If the received temperature signal is below a target temperature, then the temperature of the region of the module or fluid being measured is too low, and the microcontroller 104 may increase a duty cycle of the first and/or second electrical signal, thereby causing more dwell time (i.e., more heating time) associated with that particular signal.


In operation, the method 300 may operate according to the following example. First, second, and third electrical signals can be sent from the microcontroller 104 to the coil 102 in an oscillating manner, such that the first, second, and third signals are sequentially and iteratively sent. The first electrical signal can cause the first region 162 to be heated, the second electrical signal can cause the second region 164 to be heated, and the third electrical signal can cause the third region 166 to be heated. The depth of penetration for the first, second, and third electrical signals are based at least in part on their signal delivery parameter values, including the frequency, capacitance and/or duty cycle. A lower frequency and a higher capacitance each generally allow for a greater heating depth of penetration. Given the above operation, the electrical signals cause the module 160 to be heated across its diameter to a relatively uniform temperature. This uniform temperature creates optimal conditions for the fluid (e.g., a hydrogenated vaporized carrier molecule) passing through the module to form a desired product (e.g., released gaseous hydrogen molecule(s) and an at least partially dehydrogenated vaporized carrier molecule). Additional details describing the carrier molecule and processing conditions of the carrier molecule are described in U.S. patent application entitled SYSTEMS FOR REMOVING HYDROGEN FROM REGENERABLE LIQUID CARRIERS AND ASSOCIATED METHODS, and filed on May 29, 2018, the disclosure of which is incorporated herein by reference in its entirety. Notably, the release of hydrogen from the hydrogenated vaporized carrier is an endothermic reaction that absorbs heat from the core and thus causes the temperature of the particular region of the core to decrease. The system, therefore, includes devices for measuring temperature of the individual regions, which can determine if a region is below a target temperature and send a temperature signal to the microcontroller 104 indicating such. The microcontroller 104 can respond to the temperature signal and bring the temperature closer toward the target temperature by adjusting one or more of the signal delivery parameters, such as the duty cycle. With each oscillating cycle, temperature measurements of each region can be continually received by the microcontroller 104 and used to ensure the temperature of the core and/or fluid is at or near the target temperature. A similar process to that described above for adjusting the electrical signal sent to the coil 102 can be performed to adjust the electrical signal sent to the second coil 103 to heat the fluid to the target temperature prior to it entering the core of the module 160.



FIGS. 4A-4D are schematic wiring diagrams of the system shown in FIG. 1. As shown in the illustrated embodiments, the circuit includes a power supply unit (LM7805 U2) that includes a +12V DC input and a +5V output. The +12V input comes in on pin 1, which is isolated from ground by a 4.7 μF capacitor (C1) and can provide ripple suppression. Pin 2 is grounded and pin 3 is the +5V output, also isolated from ground with a 22 μF capacitor (C2). The circuit also includes a 10 Mhz crystal oscillator (X1), which acts as an external time source. Both the pins 1 and 2 are isolated from ground by a pair of 15 μF capacitors (C3 and C4), which act as loads for the crystal oscillator. As shown in the illustrated embodiment, they are connected to pins 8 and 9 on a microcontroller.


The microcontroller (U1) is a PIC18F2221 with 28 pins. In some embodiments, the microcontroller can require a +5V DC to operate, and can be connected to pin 1 with a 1000 ohm resistor (R1) to protect the microcontroller (U1) from overvoltage, e.g., from the VDD. The microcontroller (U1) uses an external clock source (X1) to control timing of the electrical signals being sent therefrom. The external clock source connects to pin 8 (OSC1) and pin 9 (OSC2). Pin 19 is ground referenced for logic and I/O, and Pin 20 is a +5V DC supply for logic and I/O pins. Between pin 19 and pin 20 are a 1 μF capacitor (C5) and a 4.7 μF capacitor (C6) in parallel. Output pins 21 (RB0) and 22 (RB1) are connected to pin 6 (LI) and pin 5 (HI) of an inverter (U3), respectively, which provide the LOW side signal and the HIGH side signal to the inverter (U3), respectively.


The inverter (U3) is comprised of a MOSFET driver, an 8-pin SOIC (UCC27211A). Input signals for the inverter come in on pin 6 (LI) and pin 5 (HI), and output signals for the inverter feed into to MOSFETs Q1 and Q2 using pin 3 (HO) and pin 8 (LO). Between pin 2 (HB) and pin 4 (HS) is a 0.1 μF capacitor (C9), which can be used as a bootstrap capacitor. On pin 7 is VSS ground, which is shared by the bottom pad of the IC for heat dissipation. Pin 1 is VDD connected to +12V DC. Connected to this trace are capacitors C7 (22 μF) and C8 (0.1 μF) in parallel, which are connected to ground for decoupling purposes. The inverter (U3) takes the HIGH side signal input from the microcontroller (U1) on pin 5 (HI) and outputs on pin 3 (HO) to the Gate of the HIGH side MOSFET Q1. The inverter (U3) takes the LOW side signal input from the microcontroller (U1) on pin 6 (LI) and outputs on pin 8 (LO) to the Gate of the LOW side MOSFET Q2. The inverter (U3) also has an internal circuitry to turn off the MOSFETs Q1 and Q2 when the signal drops, thus preventing them from staying on in an uncontrolled manner. Pin 4 (HS) is connected to an inverter bus to the source of the HIGH side MOSFET Q1.


The MOSFETs Q1 and Q2 are N-type MOSFETs (IPP200N15N3). They are robust enough to withstand high-frequency switching, current demands, and heating coefficient. In a preferred embodiment, the MOSFETs Q1 and Q2 are not on at the same time. Current flows through the MOSFET Q1 through a coil (L1) to ground, and as peak current is reached, the MOSFET Q2 turns on and reverses the current flows. The MOSFET Q1 is connected to the HIGH side output (pin 3) of the MOSFET driver (U3) via the Gate pin. It is referenced to +12V, connected to the Drain pin. The Source pin is connected to the inverter bus. The MOSFET Q2 is connected to the LOW side output (pin 8) of the MOSFET driver (U3) via the Gate pin. It is referenced to ground, connected to the Source pin. The Drain pin is connected to the inverter bus. Zener diodes D2 and D3 are across the Source and Drain pins on the MOSFETS Q1 and Q2 to protect the Gate from overvoltage. The inverter bus is connected to a switchable DC blocking capacitor bank. The DC blocking bank is comprised of two 0.5 μF capacitors (C10 and C11), which is the base capacitance value.


The circuit further includes a Tank circuit, which is comprised of a 4.4 μH working coil (L1) and a switchable Tank capacitor bank. As shown in the illustrated embodiment, the Tank capacitor bank is comprised of four 1 μF capacitors (C18, C19, C20, and C21), which is the base capacitance value for the Tank circuit. This part of the circuit tunes to different frequencies. For example, based in part on the microcontroller (U1), the inverter (U3) can change the frequency and the capacitors can be switched in or out of the DC blocking bank and the Tank bank of capacitors.


The circuit includes optically isolated switch units (U4, U5, U6, U7, U8, and U9), which are used to add or remove capacitance values to the DC blocking and Tank capacitor banks. Optical Isolation can prevent back EMF (Counter Electromotive Force) from damaging the microcontroller (U1). Each optionally isolated switch unit (VOM1271) is comprised of a signal trace that goes from pin 1 to an I/O port on the microcontroller (U1) through a 1000 ohm in-series resistor (R3, R4, R5, R6, R7, and R8). Pin 2 goes to ground, and Pins 3 and 4 go to the anode and cathode side of a Zener diode (D4, D5, D6, D7, D8, and, D9), respectively. Pin 4 also goes to the Gate pin of a MOSFET (Q3, Q4, Q5, Q6, Q7, and Q8). The Source pin of a MOSFET connects to the anode side of a Zener diode, which is connected to ground. When a switch unit is actuated, the Drain will connect an additional bank capacitor (C12, C13, and C14) into the DC blocking bank (010 and C11), or connect an additional bank capacitor (C15, C16, and C17) into the Tank bank (C18, C19, C20 and C21).


The Drain pins of the MOSFETs Q3, Q4, and Q5 are connected to the inverter bus. When they are digitally addressed by the microcontroller (U1) using pins 16 (RC5), 17(RC6), and 18(RC7), additional values of capacitance (C12, C13, and C14, each with 0.5 μF) can be selected to tune the DC blocking capacitor bank (C10 and C11) for the required frequency.


The circuit includes a middle bus, which is on the inside of the DC blocking capacitor bank (C10 and C11) and connects to the inside leg of the Tank bank (C18, C19, C20, and C21) as well as the inside leg of the working coil (L1). The other side of the working coil (L1) goes to the ground return bus.


As shown in the illustrated embodiment, the Drain pins of the MOSFETs Q6, Q7, and Q8 are connected to the middle bus, each through a capacitor that is being added in parallel to the Tank bank (C18, C19, C20, and C21). When they are digitally addressed by the microcontroller (U1) using pins 11 (RC0), 12 (RC1), and 13 (RC2), additional values of capacitance (C15, C16, and C17, each with 1 μF) can be selected to tune the Tank capacitor bank (C18, C19, C20 and C21) for the required frequency. The other side of these capacitors connects to the ground return bus.


The circuit can further include a LED (D1). The anode of the LED (D1) is connected to pin 25 (RB4) of the microcontroller (U1) via a 1000 ohm resistor (R2). The cathode of the LED (D1) is connected to a normally open switch (SW1). The other side of the switch (SW1) is connected to pin 26 (RB5) of the microcontroller (U1).


The circuit can further include a 6 pin connector (J1) for In Circuit Serial Programming (ICSP) of the microcontroller (U1). Pin 1 is for +5V; pin 2 goes to ground; pin 3 goes to pin 28 (RB7) of the microcontroller (U1); pin 4 goes to pin 27 (RB6) of the microcontroller (U1); pin 5 goes to pin 26 (RB5) of the microcontroller (U1); and pin 6 is keyed to insure proper insertion. RB5 is the ICSP programming enable pin; RB6 is the ICSP programming clock pin; and RB7 is the ICSP programming data pin. Pin 23 (RB2) and pin 24 (RB3) are analog inputs connected to thermal sensors.


Additional details of the reactor core and heating thereof are described in U.S. patent application Ser. No. 15/826,590, entitled INDUCTIVELY HEATED MICROCHANNEL REACTOR, and filed on Nov. 29, 2016, the disclosure of which is incorporated herein by reference in its entirety.


From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the scope of the invention. Accordingly, the invention is not limited except as by the appended claims.


The disclosed and other embodiments, modules and the functional operations described in this document can be implemented in digital electronic circuitry, or in computer software, firmware, or hardware, including the structures disclosed in this document and their structural equivalents, or in combinations of one or more of them. The disclosed and other embodiments can be implemented as one or more computer program products, i.e., one or more modules of computer program instructions encoded on a computer readable medium for execution by, or to control the operation of, data processing apparatus. The computer readable medium can be a machine-readable storage device, a machine-readable storage substrate, a memory device, a composition of matter affecting a machine-readable propagated signal, or a combination of one or more them. The term “data processing apparatus” encompasses all apparatus, devices, and machines for processing data, including by way of example a programmable processor, a computer, or multiple processors or computers. The apparatus can include, in addition to hardware, code that creates an execution environment for the computer program in question, e.g., code that constitutes processor firmware, a protocol stack, a database management system, an operating system, or a combination of one or more of them. A propagated signal is an artificially generated signal, e.g., a machine-generated electrical, optical, or electromagnetic signal, that is generated to encode information for transmission to suitable receiver apparatus.


A computer program (also known as a program, software, software application, script, or code) can be written in any form of programming language, including compiled or interpreted languages, and it can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A computer program does not necessarily correspond to a file in a file system. A program can be stored in a portion of a file that holds other programs or data (e.g., one or more scripts stored in a markup language document), in a single file dedicated to the program in question, or in multiple coordinated files (e.g., files that store one or more modules, sub programs, or portions of code). A computer program can be deployed to be executed on one computer or on multiple computers that are located at one site or distributed across multiple sites and interconnected by a communication network.


The processes and logic flows described in this document can be performed by one or more programmable processors executing one or more computer programs to perform functions by operating on input data and generating output. The processes and logic flows can also be performed by, and apparatus can also be implemented as, special purpose logic circuitry, e.g., an FPGA (field programmable gate array) or an ASIC (application specific integrated circuit).


Processors suitable for the execution of a computer program include, by way of example, both general and special purpose microprocessors, and any one or more processors of any kind of digital computer. Generally, a processor will receive instructions and data from a read-only memory or a random-access memory or both. The essential elements of a computer are a processor for performing instructions and one or more memory devices for storing instructions and data. Generally, a computer will also include, or be operatively coupled to receive data from or transfer data to, or both, one or more mass storage devices for storing data, e.g., magnetic, magneto-optical disks, or optical disks. However, a computer need not have such devices. Computer readable media suitable for storing computer program instructions and data include all forms of non-volatile memory, media and memory devices, including by way of example semiconductor memory devices, e.g., EPROM, EEPROM, and flash memory devices; magnetic disks, e.g., internal hard disks or removable disks; magneto-optical disks; and CD ROM and DVD-ROM disks. The processor and the memory can be supplemented by, or incorporated in, special purpose logic circuitry.


While this patent document contains many specifics, these should not be construed as limitations on the scope of any invention or of what may be claimed, but rather as descriptions of features that may be specific to particular embodiments of particular inventions. Certain features that are described in this patent document in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable subcombination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a subcombination or variation of a subcombination.


Similarly, while operations are depicted in the drawings in a particular order, this should not be understood as requiring that such operations be performed in the particular order shown or in sequential order, or that all illustrated operations be performed, to achieve desirable results. Moreover, the separation of various system components in the embodiments described in this patent document should not be understood as requiring such separation in all embodiments.


Only a few implementations and examples are described. Other implementations, enhancements, and variations can be made based on what is described and illustrated in this patent document.


The illustrations of embodiments described herein are intended to provide a general understanding of the structure of various embodiments, and they are not intended to serve as a complete description of all the elements and features of components and systems that might make use of the structures described herein. Many other embodiments will be apparent to those of ordinary skill in the art upon reviewing the description provided herein. Other embodiments may be utilized and derived, such that structural and logical substitutions and changes may be made without departing from the scope of this disclosure. The figures herein are merely representational and may not be drawn to scale. Certain proportions thereof may be exaggerated, while others may be minimized. Accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.


Some embodiments implement functions in two or more specific interconnected hardware modules or devices with related control and data signals communicated between and through the modules, or as portions of an application-specific integrated circuit. Thus, the example system is applicable to software, firmware, and hardware implementations.


The Abstract of the Disclosure is provided to allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. In addition, in the foregoing Detailed Description, it can be seen that various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.


While the foregoing is directed to implementations of the present disclosure, other and further implementations of the disclosure may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims
  • 1. A system for inductively heating a load, the system comprising: an inductor coil configured to heat a fluid flowing through a module, the module including a core;a thermal sensor configured to sense a temperature associated with the core or the fluid;a first set of capacitors configured to be operably coupled to the inductor coil;a second set of capacitors configured to be operably coupled to the inductor coil;a microcontroller communicatively coupled to the thermal sensor and the first and second sets of capacitors, anda plurality of switches configured to communicatively couple the first and second sets of capacitors to the microcontroller, respectively, wherein the microcontroller is configured to: send interleaving electrical signals to the inductor coil, the electrical signals including a first electrical signal having a first frequency and a first duty cycle, and a second electrical signal having a second frequency, different than the first frequency, and a second duty cycle, wherein the first and second frequencies are selected from a plurality of predetermined frequencies, and wherein the first electrical signal causes the first set of capacitors to be electrically connected to the inductor coil, and the second electrical signal causes the second set of capacitors to be electrically connected to the inductor coil;receive a temperature signal including the temperature associated with the core or the fluid; andadjust, based at least in part on the received temperature signal, at least one of the first or second duty cycles.
  • 2. The system of claim 1 wherein the module includes a first region and a second region surrounding the first region, and wherein the first frequency is associated with heating only the first region, and the second frequency is associated with heating only the second region.
  • 3. The system of claim 1 wherein each of the predetermined frequencies has a predetermined correlation with a capacitance value.
  • 4. The system of claim 1 wherein each of the predetermined frequencies affects different heating depths relative to an outer surface of the module.
  • 5. The system of claim 1 wherein the first electrical signal causes the module to be heated to a first depth relative to an outer surface of the module, and the second electrical signal causes the module to be heated to a second depth relative to the outer surface, the second depth being greater than the first depth.
  • 6. The system of claim 1, the microcontroller further configured to: increase, in response to the temperature signal with the temperature associated with the core or the fluid below a target temperature, at least one of the first or second duty cycles, ordecrease, in response to the temperature signal with the temperature associated with the core or the fluid above the target temperature, at least one of the first or second duty cycles.
  • 7. The system of claim 1, further comprising: a third set of capacitors configured to be operably coupled to the inductor coil;wherein the microcontroller is further communicatively coupled to the third set of capacitors,wherein the electrical signals further include a third electrical signal having a third frequency, different than the first and second frequencies, and a third duty cycle;wherein the third frequency is selected from the plurality of predetermined frequencies, andwherein the third electrical signal causes the third set of capacitors to be electrically connected to the inductor coil.
  • 8. The system of claim 1 wherein the first and second sets of capacitors are electrically connected to the inductor coil by switching individual switches of the plurality of switches associated with corresponding capacitors of the first and second sets of capacitors.
  • 9. The system of claim 1 wherein the inductor coil is a first inductor coil wrapped around a first portion of the module, the system further comprising a second inductor coil wrapped a second portion of the module different from the first portion, the second inductor coil being connected to the microcontroller.
  • 10. The system of claim 1 wherein the temperature is associated with the temperature of the fluid at an inlet of the module.
  • 11. The system of claim 10 wherein the thermal sensor is a first thermal sensor, and wherein the temperature signal is a first temperature signal and the temperature is a first temperature; the system further comprising a second thermal sensor configured to sense a second temperature of the fluid associated with an outlet of the module, wherein adjusting the at least one of the first or second duty cycles is further based on a second temperature signal including the second temperature received via the second thermal sensor.
  • 12. The system of claim 1 further comprising a base set of capacitors electrically connected to the inductor coil.
  • 13. The system of claim 1, further comprising a power supply connected to the microcontroller and configured to generate the electrical signals sent to the inductor coil.
  • 14. The system of claim 1 wherein a difference in temperature across a diameter of the module is less than about 10 degC.
  • 15. The system of claim 1 wherein first set of capacitors comprise a first capacitance value, and the second set of capacitors comprise a second capacitance value different than the first capacitance value.
  • 16. The system of claim 1 wherein adjusting at least one of the first or second duty cycles is done to maintain a substantially uniform temperature of the fluid.
  • 17. A method for inductively heating a load, the method comprising: sending interleaving electrical signals to an inductor coil wrapped around a module, the electrical signals including a first electrical signal having a first duty cycle and a second electrical signal having a second duty cycle, wherein— the first electrical signal causes a first set of capacitors to be electrically connected to the inductor coil, and the module to be heated to a first depth relative to an outer surface of the module, andthe second electrical signal causes a second set of capacitors, different from the first set of capacitors, to be electrically connected to the inductor coil, and the module to be heated to a second depth relative to the outer surface, the second depth being different than the first depth;receiving a temperature signal from a thermal sensor, the temperature signal including a temperature of at least one of the module or a fluid entering or exiting the module; andadjusting, based at least in part on the received temperature signal, a signal delivery parameter of at least one of the first or second electrical signals.
  • 18. The method of claim 17 wherein the first electrical signal has a first frequency and the second electrical signal has a second frequency different than the first frequency, wherein the first and second frequencies are selected from a plurality of predetermined frequencies.
  • 19. The method of claim 17 wherein the adjusted signal delivery parameter includes duty cycle, and the method further comprising: increasing, in response to the temperature signal with the temperature below a target temperature, at least one of the first or second duty cycles, ordecreasing, in response to the temperature signal with the temperature above the target temperature, at least one of the first or second duty cycles.
  • 20. The method of claim 17 wherein the first and second sets of capacitors are electrically connected to the inductor coil by switching individual switches associated with corresponding capacitors of the first and second sets of capacitors.
CROSS-REFERENCE TO RELATED APPLICATIONS

The present application claims priority to Provisional Application No. 62/677,649 entitled “MULTI-FREQUENCY CONTROLLERS FOR INDUCTIVE HEATING AND ASSOCIATED SYSTEMS AND METHODS” filed on May 29, 2018, which is incorporated herein by reference in its entirety and made part of the present disclosure. The present application is related to co-pending U.S. Non-Provisional application Ser. No. 15/826,590 filed Nov. 29, 2017, titled “INDUCTIVELY HEATED MICROCHANNEL REACTOR”; U.S. Provisional No. (62/677,612), filed May 29, 2018, titled “MODULAR FUELING STATION”; U.S. Provisional No. (62/677,640), filed May 29, 2018, titled “SYSTEMS FOR REMOVING HYDROGEN FROM REGENERABLE LIQUID CARRIERS AND ASSOCIATED METHODS”; and U.S. Provisional No. (62/677,620), filed May 29, 2018, titled “DUAL BLADDER FUEL TANK”. The disclosures of the referenced patent applications are considered part of the disclosure of the present application and are hereby incorporated by reference herein in their entirety and made part of the present disclosure.

US Referenced Citations (541)
Number Name Date Kind
3972372 Fisher et al. Aug 1976 A
4105455 Nagano et al. Aug 1978 A
4237111 Wallevik et al. Dec 1980 A
4716064 Benander et al. Dec 1987 A
4729891 Kulkarni Mar 1988 A
4921531 Nagle et al. May 1990 A
4952539 Melas et al. Aug 1990 A
5075090 Lewis et al. Dec 1991 A
5110996 Edwards May 1992 A
5152048 Nebe et al. Oct 1992 A
5200145 Kear et al. Apr 1993 A
5240682 Whittenberger et al. Aug 1993 A
5321896 Raddatz et al. Jun 1994 A
5325601 Raddatz et al. Jul 1994 A
5350003 Fareed et al. Sep 1994 A
5423372 Kearney Jun 1995 A
5443727 Gagnon Aug 1995 A
5651906 Whittenberger et al. Jul 1997 A
5737839 Whittenberger et al. Apr 1998 A
5781289 Bussiere et al. Jul 1998 A
5820835 Whittenberger et al. Oct 1998 A
5846495 Whittenberger et al. Dec 1998 A
5847353 Surma et al. Dec 1998 A
5878752 Morgan et al. Mar 1999 A
5958273 Koch et al. Sep 1999 A
6001204 Haelg et al. Dec 1999 A
6018471 Surma et al. Jan 2000 A
6066825 Surma et al. May 2000 A
6074447 Jensen Jun 2000 A
6086792 Reid et al. Jul 2000 A
6215678 Titus Apr 2001 B1
6261679 Qin et al. Jul 2001 B1
6315972 Koch et al. Nov 2001 B1
6383706 Tirado et al. May 2002 B1
6488838 Fitzgerald et al. Dec 2002 B1
6509555 Riess et al. Jan 2003 B1
6603054 Qin et al. Aug 2003 B2
6624337 Lundgren et al. Sep 2003 B1
6630113 Surma Oct 2003 B1
6639197 Riess et al. Oct 2003 B2
6639198 Riess et al. Oct 2003 B2
6689252 Shamouilian et al. Feb 2004 B1
6710314 Riess et al. Mar 2004 B2
6726962 Loszewski Apr 2004 B1
6803550 Crowe et al. Oct 2004 B2
6830822 Yadav Dec 2004 B2
6849109 Yadav et al. Feb 2005 B2
6849837 Riess et al. Feb 2005 B2
6858302 Loszewski Feb 2005 B2
6858521 Jin Feb 2005 B2
6926949 Haelg et al. Aug 2005 B1
7033650 Tang et al. Apr 2006 B2
7070743 Fallon et al. Jul 2006 B2
7168534 Messier Jan 2007 B2
7185659 Sharpe Mar 2007 B2
7186396 Naeemi et al. Mar 2007 B2
7205513 Domoto et al. Apr 2007 B2
7233101 Jin Jun 2007 B2
7323666 Sharma et al. Jan 2008 B2
7341285 McPherson Mar 2008 B2
7351395 Wilhelm et al. Apr 2008 B1
7361207 Filippov et al. Apr 2008 B1
7365289 Darsey et al. Apr 2008 B2
7387673 Yadav et al. Jun 2008 B2
7390360 Shenai et al. Jun 2008 B2
7413793 Lewis et al. Aug 2008 B2
7473873 Darsey et al. Jan 2009 B2
7517829 Warlimont et al. Apr 2009 B2
7559494 Yadav et al. Jul 2009 B1
7569624 Sebald et al. Aug 2009 B2
7655703 Batdorf Feb 2010 B2
7713350 Yadav May 2010 B2
7745355 Sharma et al. Jun 2010 B2
7776383 Yadav et al. Aug 2010 B2
7794797 Vasenkov Sep 2010 B2
7816006 Yadav et al. Oct 2010 B2
7816415 Quapp et al. Oct 2010 B2
7827822 Weinhold et al. Nov 2010 B2
7863522 Paquette et al. Jan 2011 B2
7866386 Beer et al. Jan 2011 B2
7866388 Bravo Jan 2011 B2
7931784 Medoff Apr 2011 B2
7932065 Medoff Apr 2011 B2
7955508 Flynn et al. Jun 2011 B2
7976692 Zhang et al. Jul 2011 B2
8011451 Macdonald Sep 2011 B2
8017892 Darsey et al. Sep 2011 B2
8057666 Flynn et al. Nov 2011 B2
8080735 Biscoglio et al. Dec 2011 B2
8083906 Medoff Dec 2011 B2
8092558 O'Connor et al. Jan 2012 B2
8113272 Vinegar Feb 2012 B2
8142620 Medoff Mar 2012 B2
8146661 Harvey, III et al. Apr 2012 B2
8146669 Mason Apr 2012 B2
8151907 Macdonald Apr 2012 B2
8153942 Biris et al. Apr 2012 B2
8158818 Frey et al. Apr 2012 B2
8162059 Bass et al. Apr 2012 B2
8162405 Burns et al. Apr 2012 B2
8168038 Medoff May 2012 B2
8172335 Burns et al. May 2012 B2
8177305 Burns et al. May 2012 B2
8192809 Basu et al. Jun 2012 B2
8196658 Uwechue et al. Jun 2012 B2
8197889 Veith et al. Jun 2012 B2
8212087 Medoff Jul 2012 B2
8220539 Nguyen et al. Jul 2012 B2
8236535 Masterman et al. Aug 2012 B2
8240774 Vinegar Aug 2012 B2
8256512 Stanecki Sep 2012 B2
8261832 Ryan Sep 2012 B2
8267170 Fowler et al. Sep 2012 B2
8267185 Ocampos et al. Sep 2012 B2
8272455 Mansure et al. Sep 2012 B2
8276636 McPherson Oct 2012 B2
8276661 Vinegar et al. Oct 2012 B2
8281861 Nguyen et al. Oct 2012 B2
8292987 Gonze et al. Oct 2012 B2
8327932 Karanikas et al. Dec 2012 B2
8329936 Coutable et al. Dec 2012 B2
8353347 Mason Jan 2013 B2
8357883 Sato Jan 2013 B2
8362407 Filippov et al. Jan 2013 B2
8372327 Masten et al. Feb 2013 B2
8382970 Zhang et al. Feb 2013 B2
8414664 Sadowsky et al. Apr 2013 B2
8434555 Jaiswal et al. May 2013 B2
8448707 Bass May 2013 B2
8454803 Medoff Jun 2013 B2
8455580 Sengupta et al. Jun 2013 B2
8459032 Naeemi et al. Jun 2013 B2
8475760 Sinkko et al. Jul 2013 B2
8492128 Medoff Jul 2013 B2
8497366 Medoff Jul 2013 B2
8518683 Masterman et al. Aug 2013 B2
8529738 O'Connor et al. Sep 2013 B2
8535381 O'Connor et al. Sep 2013 B2
8536497 Kim Sep 2013 B2
8562078 Burns et al. Oct 2013 B2
8568507 Edlinger Oct 2013 B2
8569526 Ceylan et al. Oct 2013 B2
8576016 Czimmek Nov 2013 B2
8576017 Czimmek Nov 2013 B2
8597921 Medoff Dec 2013 B2
8603787 Medoff Dec 2013 B2
8609384 Medoff Dec 2013 B2
8636323 Macdonald et al. Jan 2014 B2
8637284 Medoff Jan 2014 B2
8647401 Self et al. Feb 2014 B2
8680399 Eaton Mar 2014 B2
8708691 Dykstra et al. Apr 2014 B2
8709768 Medoff Apr 2014 B2
8709771 Masterman et al. Apr 2014 B2
8716537 Medoff May 2014 B2
8728779 Medoff May 2014 B2
8734643 Foret May 2014 B2
8734654 Foret May 2014 B2
8747624 Medoff Jun 2014 B2
8752904 Burns et al. Jun 2014 B2
8763231 Lewandowski et al. Jul 2014 B2
8764948 Medoff Jul 2014 B2
8764978 Foret Jul 2014 B2
8771480 Medoff Jul 2014 B2
8835142 Medoff Sep 2014 B2
8841101 Medoff Sep 2014 B2
8846356 Medoff Sep 2014 B2
8849142 Iwasaki et al. Sep 2014 B2
8851170 Colmenares et al. Oct 2014 B2
8852896 Medoff Oct 2014 B2
8852905 Medoff Oct 2014 B2
8871964 Wichelhaus et al. Oct 2014 B2
8876923 Cherrillo et al. Nov 2014 B2
8877472 Medoff Nov 2014 B2
8881806 Vinegar et al. Nov 2014 B2
8900839 Medoff Dec 2014 B2
8946489 Medoff Feb 2015 B2
8980602 Medoff Mar 2015 B2
8999030 Schendel et al. Apr 2015 B2
9010428 Mazyar et al. Apr 2015 B2
9022118 Burns May 2015 B2
9023183 Medoff May 2015 B2
9023628 Medoff May 2015 B2
9044900 McPherson Jun 2015 B2
9051829 Vinegar et al. Jun 2015 B2
9058918 Eaton et al. Jun 2015 B2
9062328 Medoff Jun 2015 B2
9074566 Czimmek et al. Jul 2015 B2
9078461 Medoff Jul 2015 B2
9089628 Loh et al. Jul 2015 B2
9101880 Geus et al. Aug 2015 B2
9109241 Masterman et al. Aug 2015 B2
9129728 Macdonald et al. Sep 2015 B2
9132407 Medoff Sep 2015 B1
9138715 Medoff Sep 2015 B2
9163114 Budhlall et al. Oct 2015 B2
9175137 Sahagun et al. Nov 2015 B2
9186646 Medoff Nov 2015 B2
9187769 Medoff Nov 2015 B1
9208923 Smith et al. Dec 2015 B2
9212591 Cosby et al. Dec 2015 B2
9278896 Medoff Mar 2016 B1
9283537 Medoff Mar 2016 B2
9285403 Czimmek Mar 2016 B2
9290780 Masterman et al. Mar 2016 B2
9309545 Medoff Apr 2016 B2
9334843 Cosby et al. May 2016 B2
9347661 Medoff May 2016 B2
9352294 Medoff May 2016 B1
9400439 Takahashi et al. Jul 2016 B2
9404005 Vaughan et al. Aug 2016 B2
9409140 Medoff Aug 2016 B2
9421523 Naeemi et al. Aug 2016 B2
9446371 Foret Sep 2016 B2
9475698 Wood et al. Oct 2016 B2
9493796 Masterman et al. Nov 2016 B2
9517444 Medoff Dec 2016 B2
9528322 Macdonald Dec 2016 B2
9587258 Medoff Mar 2017 B2
9605287 Medoff Mar 2017 B2
9605288 Medoff Mar 2017 B2
9607732 Kjellqvist et al. Mar 2017 B2
9618947 Czimmek Apr 2017 B2
9623393 Bore et al. Apr 2017 B2
9657622 Douglas et al. May 2017 B2
9676491 Delgado et al. Jun 2017 B2
9695280 Zhang et al. Jul 2017 B2
9700868 Medoff Jul 2017 B2
9745604 Medoff Aug 2017 B2
9745609 Medoff Aug 2017 B2
9758638 Cree Sep 2017 B2
9803222 Medoff Oct 2017 B2
20010024716 Qin et al. Sep 2001 A1
20020102353 Tang et al. Aug 2002 A1
20030071033 Riess et al. Apr 2003 A1
20030075540 Riess et al. Apr 2003 A1
20030121909 Riess et al. Jul 2003 A1
20030175196 Fallon et al. Sep 2003 A1
20030207112 Yadav Nov 2003 A1
20030212179 Yadav et al. Nov 2003 A1
20030220039 Qin et al. Nov 2003 A1
20040050839 Riess et al. Mar 2004 A1
20040076810 Blain et al. Apr 2004 A1
20040127012 Jin Jul 2004 A1
20040129555 Flock et al. Jul 2004 A1
20040139888 Yadav et al. Jul 2004 A1
20040149297 Sharpe Aug 2004 A1
20040149737 Crowe et al. Aug 2004 A1
20040150311 Jin et al. Aug 2004 A1
20040155096 Falkenberg et al. Aug 2004 A1
20040157002 Bons et al. Aug 2004 A1
20040170820 Yadav et al. Sep 2004 A1
20040180203 Yadav et al. Sep 2004 A1
20040185384 Suganuma et al. Sep 2004 A1
20040199039 Chadwell et al. Oct 2004 A1
20040229295 Flock et al. Nov 2004 A1
20040249037 Pridohl et al. Dec 2004 A1
20050013767 Bagzis Jan 2005 A1
20050107251 Warlimont et al. May 2005 A1
20050121437 Sharma et al. Jun 2005 A1
20050208218 Becker et al. Sep 2005 A1
20050212297 McPherson Sep 2005 A1
20050255370 Figueroa et al. Nov 2005 A1
20050287297 Darsey et al. Dec 2005 A1
20060051281 Taylor et al. Mar 2006 A1
20060068080 Yadav et al. Mar 2006 A1
20060115595 Woelk et al. Jun 2006 A1
20060289481 Woelk et al. Jun 2006 A1
20070003476 Ratner et al. Jan 2007 A1
20070068933 Darsey et al. Mar 2007 A1
20070110985 Lewis et al. May 2007 A1
20070204512 Self et al. Sep 2007 A1
20070210075 Self et al. Sep 2007 A1
20080035682 Filippov et al. Feb 2008 A1
20080045408 Buarque Feb 2008 A1
20080045412 Buarque Feb 2008 A1
20080124994 Sharma et al. May 2008 A1
20080142367 West et al. Jun 2008 A1
20080149363 Cieslinski et al. Jun 2008 A1
20080156228 Yadav Jul 2008 A1
20080182027 Vasenkov Jul 2008 A1
20080182911 Batdorf Jul 2008 A1
20080187907 Nackos et al. Aug 2008 A1
20080197534 Ichikawa Aug 2008 A1
20080223851 Darsey et al. Sep 2008 A1
20080243049 Hardy Oct 2008 A1
20080264330 Darsey et al. Oct 2008 A1
20080274280 Darsey et al. Nov 2008 A1
20080294089 Hardy Nov 2008 A1
20080311045 Hardy Dec 2008 A1
20080319375 Hardy Dec 2008 A1
20090011180 Ichikawa Jan 2009 A1
20090014121 McPherson Jan 2009 A1
20090019768 Toseland et al. Jan 2009 A1
20090023821 Batdorf et al. Jan 2009 A1
20090025425 Yuhas et al. Jan 2009 A1
20090074630 Gonze et al. Mar 2009 A1
20090074905 Matsen et al. Mar 2009 A1
20090093886 Nelson et al. Apr 2009 A1
20090184281 Yadav et al. Jul 2009 A1
20090185964 Nelson et al. Jul 2009 A1
20090189617 Burns et al. Jul 2009 A1
20090194269 Vinegar Aug 2009 A1
20090194282 Beer et al. Aug 2009 A1
20090194286 Mason Aug 2009 A1
20090194287 Carroll et al. Aug 2009 A1
20090194329 Mansure et al. Aug 2009 A1
20090194333 Macdonald Aug 2009 A1
20090194524 Kim Aug 2009 A1
20090200022 Harvey, III et al. Aug 2009 A1
20090200023 Vinegar et al. Aug 2009 A1
20090200025 Bravo Aug 2009 A1
20090200031 Uwechue et al. Aug 2009 A1
20090200290 Cardinal et al. Aug 2009 A1
20090200854 Vinegar Aug 2009 A1
20090208684 Dunleavy et al. Aug 2009 A1
20090233349 Veith et al. Sep 2009 A1
20090236329 Sato Sep 2009 A1
20090257945 Biris et al. Oct 2009 A1
20090260823 Macdonald et al. Oct 2009 A1
20090260824 Burns et al. Oct 2009 A1
20090272526 Burns et al. Nov 2009 A1
20090272533 Burns et al. Nov 2009 A1
20090272535 Burns et al. Nov 2009 A1
20090272536 Burns et al. Nov 2009 A1
20090272578 Macdonald Nov 2009 A1
20090286295 Masterman et al. Nov 2009 A1
20090311445 Vasenkov Dec 2009 A1
20100021748 Qi et al. Jan 2010 A1
20100032308 Zhang et al. Feb 2010 A1
20100055349 Basu et al. Mar 2010 A1
20100069656 Baumann et al. Mar 2010 A1
20100071903 Macdonald et al. Mar 2010 A1
20100071904 Burns et al. Mar 2010 A1
20100072429 Rajala et al. Mar 2010 A1
20100087687 Medoff Apr 2010 A1
20100089584 Burns Apr 2010 A1
20100089586 Stanecki Apr 2010 A1
20100096137 Nguyen et al. Apr 2010 A1
20100101783 Nguyen et al. Apr 2010 A1
20100101784 Nguyen et al. Apr 2010 A1
20100101794 Ryan Apr 2010 A1
20100101823 Eaton Apr 2010 A1
20100108310 Fowler et al. May 2010 A1
20100108379 Macdonald et al. May 2010 A1
20100108567 Medoff May 2010 A1
20100112242 Medoff May 2010 A1
20100124583 Medoff May 2010 A1
20100147521 Vinegar et al. Jun 2010 A1
20100147522 Vinegar et al. Jun 2010 A1
20100155070 Nair et al. Jun 2010 A1
20100179315 Medoff Jul 2010 A1
20100206570 Cao et al. Aug 2010 A1
20100209056 Chaudhary et al. Aug 2010 A1
20100224368 Mason Sep 2010 A1
20100249404 Friese Sep 2010 A1
20100258265 Pollard et al. Oct 2010 A1
20100258290 Bass Oct 2010 A1
20100258291 Harley et al. Oct 2010 A1
20100258309 Colmenares et al. Oct 2010 A1
20100304439 Medoff Dec 2010 A1
20100304440 Medoff Dec 2010 A1
20100316882 Truesdale et al. Dec 2010 A1
20110008246 Filippov et al. Jan 2011 A1
20110020214 Nelson et al. Jan 2011 A1
20110027837 Medoff Feb 2011 A1
20110039317 Medoff Feb 2011 A1
20110042084 Bos et al. Feb 2011 A1
20110042201 Von Gutfeld et al. Feb 2011 A1
20110052460 Filippov et al. Mar 2011 A1
20110056124 Sadowsky et al. Mar 2011 A1
20110067576 Gaeta et al. Mar 2011 A1
20110081335 Medoff Apr 2011 A1
20110081336 Medoff Apr 2011 A1
20110094772 Gross et al. Apr 2011 A1
20110111456 Medoff May 2011 A1
20110147041 Caronia et al. Jun 2011 A1
20110147639 Gowell et al. Jun 2011 A1
20110155559 Medoff Jun 2011 A1
20110179907 Edlinger Jul 2011 A1
20110209897 Denton et al. Sep 2011 A1
20110232169 Cherrillo et al. Sep 2011 A1
20110271588 Jader et al. Nov 2011 A1
20110272082 Dunleavy et al. Nov 2011 A1
20110297623 Foret Dec 2011 A1
20110300029 Foret Dec 2011 A1
20110301363 Friese Dec 2011 A1
20110303532 Foret Dec 2011 A1
20120017422 Lewandowski et al. Jan 2012 A1
20120039781 Geus et al. Feb 2012 A1
20120065307 Brown et al. Mar 2012 A1
20120077247 Medoff Mar 2012 A1
20120094355 Medoff Apr 2012 A1
20120094358 Medoff Apr 2012 A1
20120142065 Medoff Jun 2012 A1
20120142068 Medoff Jun 2012 A1
20120202994 Wichelhaus et al. Aug 2012 A1
20120203021 Coutable et al. Aug 2012 A1
20120215023 Wichelhaus et al. Aug 2012 A1
20120003704 Medoff Sep 2012 A1
20120231197 Mitchell Sep 2012 A1
20120237984 Medoff Sep 2012 A1
20120267359 Czimmek Oct 2012 A1
20120267448 Czimmek et al. Oct 2012 A1
20120268219 Czimmek Oct 2012 A1
20120277329 Galloway Nov 2012 A1
20120283449 Friese et al. Nov 2012 A1
20120289734 Kaufmann et al. Nov 2012 A1
20120291343 Jader et al. Nov 2012 A1
20120309060 Medoff Dec 2012 A1
20120309100 Oen et al. Dec 2012 A1
20120315060 Iwasaki et al. Dec 2012 A1
20120316376 Medoff Dec 2012 A1
20130011895 Masterman et al. Jan 2013 A1
20130026752 McPherson Jan 2013 A1
20130056209 Mazyar et al. Mar 2013 A1
20130101326 Zhang et al. Apr 2013 A1
20130101983 Chandra Apr 2013 A1
20130102029 Medoff Apr 2013 A1
20130122764 Matsen et al. May 2013 A1
20130150533 Budhlall et al. Jun 2013 A1
20130164818 Medoff Jun 2013 A9
20130175068 Stevens et al. Jul 2013 A1
20130183735 Medoff Jul 2013 A9
20130196386 Medoff Aug 2013 A1
20130216520 Medoff Aug 2013 A9
20130225714 Medoff Aug 2013 A1
20130261340 Medoff Oct 2013 A1
20130266556 Medoff Oct 2013 A9
20130273612 Medoff Oct 2013 A1
20130288307 Medoff Oct 2013 A1
20130295624 Masterman et al. Nov 2013 A1
20130303810 Handerek Nov 2013 A1
20130315028 Smith Nov 2013 A1
20140030763 Medoff Jan 2014 A1
20140030768 Medoff Jan 2014 A1
20140033777 Schendel et al. Feb 2014 A1
20140147907 Masterman et al. May 2014 A1
20140148568 Mabry et al. May 2014 A1
20140154749 Medoff Jun 2014 A1
20140182272 Hornby et al. Jul 2014 A1
20140182366 Cosby et al. Jul 2014 A1
20140182563 Czimmek Jul 2014 A1
20140183185 Czimmek Jul 2014 A1
20140187416 Naeemi et al. Jul 2014 A1
20140197154 Czimmek Jul 2014 A1
20140197854 Czimmek Jul 2014 A1
20140329091 Koh et al. Nov 2014 A1
20140329280 Medoff Nov 2014 A1
20140329961 Smith et al. Nov 2014 A1
20140334999 Foret Nov 2014 A1
20140348982 Medoff Nov 2014 A1
20140374237 Medoff Dec 2014 A1
20150004669 Medoff Jan 2015 A1
20150021094 Macdonald Jan 2015 A1
20150044122 Zikeli et al. Feb 2015 A1
20150075839 Sun et al. Mar 2015 A1
20150104843 Medoff Apr 2015 A1
20150122243 Galloway May 2015 A1
20150122529 Kjellqvist et al. May 2015 A1
20150122802 Zikeli et al. May 2015 A1
20150152344 Gueh Jun 2015 A1
20150183641 Wood et al. Jul 2015 A1
20150184090 Ni Jul 2015 A1
20150203701 Sun et al. Jul 2015 A1
20150211730 Medoff Jul 2015 A1
20150217260 Medoff Aug 2015 A1
20150234304 Takahashi et al. Aug 2015 A1
20150265997 Medoff Sep 2015 A1
20150267036 Cree Sep 2015 A1
20150275108 Gueh Oct 2015 A1
20150299494 Sun et al. Oct 2015 A1
20150329879 Masterman et al. Nov 2015 A1
20150342224 Medoff Dec 2015 A1
20150344143 Delgado, Jr. et al. Dec 2015 A1
20150344914 Medoff Dec 2015 A1
20150353974 Medoff Dec 2015 A1
20150354426 Douglas et al. Dec 2015 A1
20150368762 Dolan et al. Dec 2015 A1
20160009554 Gueh Jan 2016 A1
20160024374 Agrawal et al. Jan 2016 A1
20160032341 Medoff Feb 2016 A1
20160033492 Bentley Feb 2016 A1
20160038905 Medoff Feb 2016 A1
20160038906 Medoff Feb 2016 A1
20160061383 Arlt et al. Mar 2016 A1
20160075953 Maxwell et al. Mar 2016 A1
20160090614 Medoff Mar 2016 A1
20160160240 Masterman et al. Jun 2016 A1
20160165926 Medoff Jun 2016 A1
20160167010 Medoff Jun 2016 A1
20160225490 Munro et al. Aug 2016 A1
20160237591 Hanrath et al. Aug 2016 A1
20160251535 Chaudhary Sep 2016 A1
20160257067 Ganter et al. Sep 2016 A1
20160257783 Zhang et al. Sep 2016 A1
20160265159 Medoff Sep 2016 A1
20160281482 Nguyen et al. Sep 2016 A1
20160289577 Medoff Oct 2016 A1
20160289704 Medoff Oct 2016 A1
20160289705 Medoff Oct 2016 A1
20160289706 Medoff Oct 2016 A1
20160289709 Medoff Oct 2016 A1
20160289710 Medoff Oct 2016 A1
20160293990 Medoff Oct 2016 A1
20160298141 Medoff Oct 2016 A1
20160298147 Medoff Oct 2016 A1
20170000145 Foret Jan 2017 A1
20170009060 Sengupta et al. Jan 2017 A1
20170009061 Sun et al. Jan 2017 A1
20170014763 Douglas et al. Jan 2017 A1
20170014764 Douglas et al. Jan 2017 A1
20170014765 Douglas Jan 2017 A1
20170022062 Perez Jan 2017 A1
20170022868 Douglas Jan 2017 A1
20170079325 Mironov Mar 2017 A1
20170080697 Kusuura Mar 2017 A1
20170089304 Dudar Mar 2017 A1
20170101312 Mihailowitsch Apr 2017 A1
20170101528 Sengupta Apr 2017 A1
20170121737 Masterman May 2017 A1
20170128927 Garcia May 2017 A1
20170130252 Medoff May 2017 A1
20170145886 Douglas May 2017 A1
20170152532 Medoff Jun 2017 A1
20170158840 Sun Jun 2017 A1
20170170477 Fredrick Jun 2017 A1
20170183477 Caronia Jun 2017 A1
20170190629 Valette Jul 2017 A1
20170210892 Caronia Jul 2017 A1
20170218816 Douglas Aug 2017 A1
20170218823 Douglas Aug 2017 A1
20170226907 Douglas Aug 2017 A1
20170233546 Cree Aug 2017 A1
20170252872 Hartmann Sep 2017 A1
20170260328 Zhang Sep 2017 A1
20170283258 Fraunhofer Oct 2017 A1
20170321233 Medoff Nov 2017 A1
20170334822 Spohr Nov 2017 A1
20180187585 Crawford Jul 2018 A1
20180192479 Kwack Jul 2018 A1
Foreign Referenced Citations (13)
Number Date Country
2006-248814 Sep 2006 JP
2006-293079 Oct 2006 JP
2007-254233 Oct 2007 JP
2009-513327 Apr 2009 JP
2014073923 Apr 2014 JP
2016138594 Aug 2016 JP
6308006 Apr 2018 JP
10-1151501 Jul 2012 KR
2000038497 Jul 2000 WO
2003078054 Sep 2003 WO
2011053326 May 2011 WO
2015061215 Apr 2015 WO
2017036794 Mar 2017 WO
Non-Patent Literature Citations (3)
Entry
International Search Report and Written Opinion issued in PCT/US2018/034959 dated Feb. 7, 2019.
International Search Report and Written Opinion issued in PCT/US2019/034284 dated Sep. 20, 2019.
International Search Report and Written Opinion issued in PCT/US2019/034288 dated Sep. 23, 2019.
Related Publications (1)
Number Date Country
20200022226 A1 Jan 2020 US
Provisional Applications (1)
Number Date Country
62677649 May 2018 US