The present disclosure is related to a bidirectional AC/DC converter, in particular a three-phase (or multi-phase) bidirectional buck-boost AC/DC converter.
Three-phase bidirectional buck-boost AC/DC converters represent an interface between arbitrary three-phase AC voltages and a DC voltage where power flow is possible in both directions. Hence the systems can be employed in various technical fields. Typical applications are electric vehicle battery chargers, where a DC output voltage is generated from the three-phase AC grid. There, the DC output voltage varies in a wide range and is adapted based on the batteries rated voltage or charging state, and power can also be fed back from the battery to the grid. Other (active or passive) DC source or load types are also possible and e.g. for photo-voltaic inverters power is fed from a widely varying input DC voltage (which depends both on temperature and extracted current) to the three-phase AC grid. In contrast, battery/fuel-cell powered variable speed motor drives need to generate AC voltages within a wide voltage and frequency range while also the DC (battery or fuel-cell) voltage is subject to large variations.
In the aforementioned applications, DC and AC voltage ranges may overlap yielding the requirement for a converter system with buck-boost capability, whereas typical single-stage rectifier systems are limited to buck or boost operation [1]. The cascaded arrangement of e.g. a three-phase rectifier (either a buck-type Current Source Rectifier (CSR) or a boost-type Voltage Source Rectifier (VSR)) and a subsequent DC/DC converter is a standard solution to enable buck-boost capability, where a performance limit is given by the fact that the complete output power has to be high-frequency converted twice.
Aiming at evermore compact and efficient converter system realizations, Multilevel (ML) Flying Capacitor (FC) bridge-legs enable the use of low voltage semiconductors with improved figure of merit, as well as an elevated effective switching frequency and additional switched voltage levels [2].
Furthermore, phase-modular buck-boost topologies such as the three-phase Y-Inverter [3] are known, consisting essentially of three DC/DC converter modules connected to a common star-point. Each DC/DC converter module comprises two non-isolated half-bridges realizing buck-boost functionality by operating the half-bridges in a mutually exclusive fashion. By so doing, single-stage high-frequency energy conversion is obtained (i.e. in each phase module only one half-bridge is Pulse Width Modulation (PWM) operated at a point in time) without the need for an additional DC/DC converter stage and offering significant efficiency and power density gains [4].
A 6-level flying capacitor (FC) multilevel converter for single-phase buck type power factor correction is known [5]. The FC voltage references are time varying and accordingly FC voltage balancing is performed to assure safe and performant converter operation. Since in [5] the FC bridge-leg is permanently operated, passive balancing strategies are sufficient to assure the FC voltage balancing.
A full-duty-cycle regulated three-level AC/AC converter with self-following flying capacitor is known from [6]. The time varying FC voltage references of the AC/AC converter structure in [6] are imposed by means of a passive 2:1 transformer.
It is therefore an aim of the present disclosure to provide a bidirectional three-phase (multi-phase) electrical AC/DC converter having improved system performance compared to two-level bridge-leg converters. It is an aim of the present disclosure to provide an electrical converter of the above type having a reduced passive component number.
According to a first aspect, there is therefore provided an electrical converter as set out in the appended claims. Electrical converters as described herein are operable for converting between an AC signal having at least three phase voltages and a DC signal, and can therefore be used for bidirectional power flow.
An electrical converter according to the present disclosure comprises at least three AC terminals, a first and a second DC terminal, a control unit, and at least three converter modules coupled to a respective one of the at least three AC terminals. Each of the at least three converter modules comprises a first converter stage comprising a first switch node, a second converter stage comprising a second switch node, a first inductor, and a first capacitor. The first and second switch nodes are connected to opposite terminals of the first inductor. The respective one of the at least three AC terminals and the second DC terminal are connected to opposite terminals of the first capacitor. The second DC terminal forms a star-point of the first capacitors of the at least three converter modules. The first converter stage is advantageously coupled between the first capacitor and the first switch node. The second converter stage is advantageously coupled between the second switch node and the first and second DC terminals.
According to a first aspect, the first converter stage and the second converter stage each comprise a flying capacitor circuit comprising at least one flying capacitor (also referred to as floating capacitor) operably coupled to the respective first and second switch nodes.
The at least one flying capacitor of the first converter stage advantageously comprises terminals connected to the respective AC terminal and to the second DC terminal (i.e., the at least one flying capacitor is connected across the first capacitor) through first active switching devices. The terminals of the at least one flying capacitor of the first converter stage are advantageously connected to the first switch node through the first active switching devices. The first active switching devices are advantageously series connected between the respective AC terminal and the second DC terminal. The first switch node advantageously forms a midpoint node of the series connected first active switching devices.
Advantageously, each converter module comprises a second capacitor having a first terminal connected to the first DC terminal and a second terminal connected to the second DC terminal. The at least one flying capacitor of the second converter stage advantageously comprises terminals connected to the first DC terminal and to the second DC terminal (i.e., the at least one flying capacitor is connected across the second capacitor) through second active switching devices. The terminals of the at least one flying capacitor of the second converter stage are advantageously connected to the second switch node through the second active switching devices. The second active switching devices are advantageously series connected between the first DC terminal and the second DC terminal. The second switch node advantageously forms a midpoint node of the series connected second active switching devices.
The above electrical converter advantageously combines multi-level converter stages (as compared to two-level converter stages) with a phase modularity. This makes control more simple since each module can be controlled independently. Furthermore, the topology allows for reducing the voltage over the active switching devices of the flying capacitor circuits increasing service life and switching efficiency. Yet additionally, the number of components compared to conventional two-stage buck-boost AC/DC converters can be reduced.
According to a second aspect, one challenge of the above electrical converter is the regulation of the voltage across the flying capacitors of the first converter stage, which experience a varying voltage between the respective AC terminal and the second DC terminal (i.e., the star-point of the first capacitor). The present disclosure contemplates various possibilities for regulating this voltage in a safe way.
According to a first embodiment, the control unit is configured to operate the first converter stage and the second converter stage simultaneously in order to regulate a voltage across the at least one flying capacitor of the first converter stage. Advantageously, the control unit is configured to permanently (i.e., both in buck mode and in boost mode) operate the first active switching devices through PWM. Advantageously the control unit is configured to permanently operate both the first converter stage (the first active switching devices) and the second converter stage (the second active switching devices) through PWM. This allows to regulate the voltage across the at least one flying capacitor of the first converter stage, thereby preventing voltage imbalances, in particular during boost mode, more particularly when a voltage across the first capacitor (between the respective AC terminal and the second DC terminal) is smaller than a voltage across the at least one flying capacitor of the first converter stage.
According to an advantageous second embodiment, the control unit is configured to operate each of the converter modules such that a flying capacitor voltage across the at least one flying capacitor of the first converter stage is clamped to a first voltage across the first capacitor when the first voltage drops below the flying capacitor voltage. This can readily be obtained by appropriate operation of the first switching devices.
The electrical converter according to the second embodiment allows for obtaining unique voltage reference values leading to improved system performance with a reduced number of passive components. By appropriate clamping of the flying capacitor voltages as described, flying capacitor voltages can be maintained within safe limits thereby preventing voltage imbalances and allowing to obtain an appropriate flying capacitor voltage sharing and maintain high performance and safe operation of the electrical converter. Another advantage of the second embodiment is that the first and second converter stages can be PWM operated mutually exclusively, and hence, e.g. for a three-phase AC to DC converter, only three out of six stages operate at any given point of time, thereby considerably reducing switching losses and increasing service life of the active components.
According to a third embodiment, the at least one flying capacitor of the first converter stage is connected to the second DC terminal through an active bidirectional switch (e.g., with bidirectional current blocking capability). Advantageously, all the first active switching devices arranged between the terminal of an innermost flying capacitor of the first converter stage (i.e. closest to the first switch node) and the second DC terminal are active bidirectional switches. This allows to effectively disconnect the flying capacitor(s) of the first converter stage from the second DC terminal and prevent discharge of the flying capacitors of the first converter stage during boost mode operation (when the voltage across the first capacitor drops below the voltage across the respective flying capacitor). Hence, the voltage across the at least one flying capacitor of the first converter stage can be maintained steady in boost mode of operation. It will be convenient to note that this would not be possible when utilizing unidirectional switching devices, since the internal anti-parallel diodes of unidirectional active switching devices would start to conduct when the voltage across the first capacitor drops below the voltage across the respective flying capacitor thereby discharging the flying capacitor.
Advantageously, according to a third aspect, the electrical converter comprises a protection circuit comprising a first balancing capacitor connecting the at least one flying capacitor to the respective one of the at least three AC terminals through a first normally-closed switch. In addition, or alternatively, the protection circuit comprises a second balancing capacitor connecting the at least one flying capacitor to the second DC terminal through a second normally-closed switch. In addition or alternatively, the protection circuit comprises a third normally-closed switch connected between the second switch node and the second DC terminal. The control unit is advantageously configured to disable the normally-closed switches during normal operation. Such a protection circuit acts as a passive balancing circuitry allowing for imposing safe voltage sharing among the flying capacitor stages to assure safety even when the power semiconductors cannot be actively controlled (e.g. in failure mode or during system initialization).
Advantageously, according to a fourth aspect, the control unit is configured to operate a converter module, such that the second converter stage is disabled, and the first switch node is clamped to the second DC terminal when a voltage between the first and second DC terminals is zero during a start-up operation. Alternatively, or in addition, the control unit is configured to operate a converter module, such that a voltage across the at least one flying capacitor of the second converter stage is clamped to a DC voltage between the first and second DC terminals during a ramp up of the DC voltage. These measures, alone or in combination, allow a controlled ramp-up of the DC voltage, while maintaining the flying capacitor voltages within safe bounds.
Above second to fourth aspects, taken alone or in any suitable combination, can be combined with the first aspect to yield advantageous embodiments.
According to a further aspect of the present disclosure, there is provided an electric motor drive system as set out in the appended claims.
According to a yet a further aspect of the present disclosure, there is provided an electric battery charging system, as set out in the appended claims.
According to a further aspect of the present disclosure, a method for converting between an AC signal having at least three phase voltages and a DC signal is described herein.
Aspects of the present disclosure will now be described in more detail with reference to the appended drawings, wherein same reference numerals illustrate same features.
The present disclosure describes a three-phase bidirectional multilevel (ML) flying capacitor (FC) buck-boost AC/DC converter—further denoted as FC Y-rectifier (FC-YR)—which is applicable in any of the above mentioned application fields. The FC-YR combines the advantages of FC converter bridge-legs (i.e. improved system performance compared to two-level bridge-legs) and the Y-inverter (i.e. single-stage energy conversion and reduced passive component number).
In one embodiment, the FC-YR features FC voltages showing unique, time varying reference values, while the respective power semiconductors are high-frequency switched only in one of the two bridge-legs at a time, making it impossible to rely solely on passive FC voltage balancing. In this case, the circuit structure requires a dedicated modulation and control strategy to assure high performance and safe operation, which are described in detail further below. In addition, or alternatively, to allow a controlled ramp-up of the DC voltage, while maintaining all FC voltages within safe bounds, a dedicated modulation strategy and control structure for the start-up of the system can be included, as described further below. In addition, or alternatively, to assure safety even when the power semiconductors cannot be actively controlled (e.g. in failure mode or during system initialization), a passive balancing circuitry, which imposes safe voltage sharing among the FC stages can be included, as described further below.
Referring to
Each of the converter modules 11 comprises an AC terminal a, b, or c for connecting to the respective phase of the three-phase AC grid and comprises an AC-side capacitor Ca connecting the AC terminal to the negative DC link terminal n hence forming a common star Y-point amongst the three phases. The potential of each AC terminal a, b, c, is strictly defined with respect to n and is independent of the remaining two phases. As a result, each converter module can be operated autonomously, as an equivalent single-phase converter.
The voltages between the AC terminals and the negative DC link terminal n, i.e. the voltages across the capacitor Ca, denoted Uan, (and for the two other phases b, c: Ubn, and ucn) are strictly positive allowing the converter modules to be operated as DC/DC converters. Since the common-mode offset UCM=1/3 (Uan+Ubn+Ucn) has no corresponding current path, sinusoidal grid currents ia, ib, ic can be regulated. UCM is only constrained by the requirement of strictly positive terminal voltages and can be used to enable e.g. Discontinuous Pulse Width Modulation (DPWM).
The three converter modules 11 of the converter 10 are hence operated independently and therefore the topology and operation is explained in detail only for converter module 11 linked to AC terminal a which is represented in
Converter module 11 comprises two stages 12 and 13. Each stage 12, 13 is advantageously formed of a flying capacitor converter circuit with Cfj with j=1, 2, . . . , M−1 flying capacitors and hence achieving M+1 voltage levels (M≥1).
In the exemplary embodiment of
Stage 13 comprises, on one side a switch node B, and is connected, on the other side, to the DC terminal P and the negative DC link terminal n (which forms DC terminal N). Advantageously, a DC side capacitor Cdc is provided, whose terminals are connected to P and N, respectively. A flying capacitor circuit comprising at least one flying capacitor CfB is arranged between switch node B and the DC terminals P and N (n). Active switches TB1, TB2, T′B1, T′B2 connect the terminals of flying capacitor CfB between switch node B and the DC terminals P, N (advantageously the terminals of Cdc).
Switch nodes A and B are connected to opposite terminals of a physical inductor L.
The above topology allows for obtaining buck-boost AC/DC conversion for each of the three phases a, b, c separately. As will be explained in detail below, stage 12 is operated when buck converter operation is required, whereas stage 13 is operated when boost converter operation is required. The buck and boost stages are advantageously operated in a mutually exclusive fashion, meaning that only one of the two stages 12, 13 are pulse width modulated at a point of time, while the other stage has its switch node A, B clamped to the respective AC terminal, e.g. a, and the positive DC terminal P, respectively. By so doing, single-stage high-frequency energy conversion can be obtained, leading to improved performance.
Referring to
Boost operation mode (of converter module 11 linked to AC terminal a) is selected when the respective phase input voltage Uan is lower than Udc. The upper switches TA1 and TA2 of the buck bridge are permanently turned on and hence the switch node A of stage 12 is clamped to the AC terminal voltage. The boost stage 13 is controlled through pulse width modulation (PWM) such that the voltage of switch node B has a local average value (i.e. averaged over one pulse period) equal to the AC terminal voltage. In this mode of operation, a second order input filter is advantageously formed by the phase inductor L and the AC-side capacitor Ca.
Buck operation mode is selected when uan exceeds Udc. The upper switches TB1 and TB2 of the boost bridge are permanently turned on and the switch node B of the boost stage 13 is clamped to the positive DC link rail (terminal P). Stage 12 is now PWM operated in order to step down the AC terminal voltage, such that the voltage of switch node A has a local average value equal to the DC voltage Udc. In this operation mode, solely the AC-side capacitor Ca is acting as an input filter and the inductor current iLa shows an elevated fundamental (local average) current (iLa)≥ia.
The active switches TA1, TA2, T′A1, T′A2 of the buck stage 12 and TB1, TB2, T′B1, T′B2 of the boost stage 13 are advantageously semiconductor switching devices, e.g. Field Effect Transistors (FETs), in particular MOSFET devices.
Accordingly, the stages 12, 13 of converter module 11 are operated with time varying duty cycles dA of the buck stage 12 and dB of the boost stage 13 which can be defined by:
The duty cycles are graphically represented in
The duty cycles dA and dB are fed into both half-bridges of stage 12 and 13 respectively. During PWM operation of either stage 12 and 13, the active switches arranged at opposite positions in the bridge are operated in inverse synchronized mode, e.g. when TA1 is turned on, T′A1 is turned off and vice versa. Same holds for the switch pairs TA2and T′A2, TB1 and T′B1, TB2 and T′B2. The PWM control signals for the active switches can be generated in a known manner using, for the case of two switch pairs for each half-bridge, 180° phase shifted PWM carriers for the outer (i.e. TA1 and T′A1 in stage 12) and inner (i.e. TA2 and T′A2 in stage 12) half-bridges of each stage (
Present inventors have however observed that the natural balancing only holds if the respective stage is high-frequency operated. If the converter module 11 is running e.g. in buck operation (i.e. m>1), the switch node B of stage 13 is clamped to the positive DC link rail (DC terminal P) and CfB is bypassed and hence remains at constant voltage. Given the ideally constant FC voltage UfB=Udc/2 (cf.
In contrast, maintaining the stage 12 FC voltage at UfA=Uan/2 is only possible during buck operation, and the key time instances for the voltage regulation of CfAare highlighted in
According to an aspect of the present disclosure, hence a modulation scheme for the converter module 11 (and stage 12 in particular) comprises the simultaneous turn-on of TA1 and T′A1 when UfA<Udc/2, allowing CfA to be actively clamped to Ca when Uan starts rising again at position {circle around (3)} and is only released once the desired FC voltage level is reached at position {circle around (4)}. By so doing, equal voltage sharing of the switches of stage 12 can be obtained when entering again buck operation in the subsequent AC period.
In a practical realization, a hysteresis block for the clamping logic is advantageously used to assure that the antiparallel diode of T′A1 is already conducting at the turn-on instance of T′A1, hence assuring zero-voltage switching and avoiding transient oscillations when paralleling Ca and CfA.
Referring to
The control unit 15 is advantageously configured to perform power factor correction (PFC) rectifier control with a cascaded control structure as known in the art. Measurement means are advantageously provided for measuring the AC grid voltages ua, ub, uc and grid currents ia, ib, ic, and the inductor current iLa. On the DC side, measurement means are advantageously provided for measuring the DC terminal voltage Udc and advantageously the DC terminal current Idc. These measurements are advantageously input to control unit 15.
Sinusoidal grid current references ia*, ib*, ic* are derived based on the DC voltage error and the measured AC voltages ua, ub, uc. Then, the AC terminal voltage references uan*, ubn*, ucn* are set in order to enforce the required grid currents. These AC terminal voltage references are fed to the respective control modules 16 for operating each converter module individually.
The control module 16 comprises an AC voltage control block 161, an inductor current control block 162, and a modulator 163. The output signal of the inductor current control block 162 is fed into the modulator 163, generating duty cycles for the mutually exclusive operation of buck stage 12 and boost stage 13.
The control signals for the active switches TA1, TA2, etc. are then generated using PWM blocks 164 and 165. The clamping logic for the buck stage 12 as described in the present disclosure is advantageously implemented in PWM control block 164.
To enforce the desired time-varying voltage waveform of CfA (cf.
The resulting closed loop circuit simulation duty cycle, current and voltage waveforms are shown in
Referring now to
A closed-loop control structure for the inverter 20, in particular for operation as a variable speed drive is outlined in
In certain operating conditions (e.g. failure mode or during system initialization), the switching devices of stages 12 and 13 are (or need to be) disabled and cannot be actively controlled. Still, the grid line-to-line voltage is impressed on the AC terminals. Since the antiparallel diodes of the stage 12 semiconductor switching devices prevent negative voltages Uan and UfA, a minimum constant offset uCM=ûac is established. In this case, flying capacitor clamping according to the modulation strategy as described herein in relation to
Referring to
In addition, or alternatively, a normal-closed semiconductor switch Tp is advantageously provided connecting the switch node B of stage 13 to the negative DC link rail in order to prevent an uncontrolled rise of Udc, while pre-charging resistors Rpr with bypass switch limit inrush currents when connecting the input filter of the converter to the three-phase grid.
In normal operation, the pre-charging resistors are bypassed with switches Tpr, and the normal-closed semiconductor switches Tp are disabled. The clamping modulation as described herein then allows to ensure that all FC voltages remain within safe boundaries. The output capacitance of the normal-closed semiconductor switches is in parallel with TA1 and T′A1, hence increasing the switching losses of stage 12. However, normal-closed semiconductor devices with high on-state resistance (and hence low parasitic capacitance) can be selected due to the low current stresses in passive balancing operation.
The passive protection circuitry shown in
As soon as the controller is initialized, the normal-closed semiconductor switches Tp of the protection circuit are disabled. However, in case of a passive load (with initially zero DC link voltage) PFC rectifier operation with sinusoidal grid currents is not possible for Udc s Udc,min.
According to an advantageous aspect of the present disclosure, a dedicated start-up procedure is provided in order to avoid excessive semiconductor voltage stresses while ramping up the DC link voltage in a controlled manner.
The start-up procedure advantageously comprises four steps, which will be described in relation to
to achieve an equal maximum semiconductor blocking voltage sharing for stage 12. The stage 13 semiconductor switches remain permanently disabled in this initial state.
Still referring to
Since the clamping modulation of the flying capacitor CfA of stage 12 as described herein requires a minimum load current, the modified clamping modulation strategy from step 1 is maintained in step 2. Accordingly, only TA2 and T′A2 are PWM operated if uan<1/2Uan,max=Udc. Then, if uan>1/2Uan,max, stage 12 is operated as a quasi two-level bridge-leg, where TA1 and TA2 receive identical PWM signals and the FC voltage UfA remains constant.
As soon as Udc ? Udc,min (step 3), standard PFC operation with sinusoidal grid current control according to
The resulting converter waveforms from a closed loop circuit simulation are presented in
In contrast, for e.g. a FC Y-Inverter variable speed drive as described in relation to
In this disclosure, the modulation strategy, control structure, passive protection circuitry, as well as the start-up control scheme are discussed in detail for the three-level Y-rectifier. However, the findings are of generic nature and can also be applied to higher level number FC Y-rectifiers, or also to inverter applications. In particular, it will be convenient to note that the concepts described in the present disclosure are not limited to a three-level flying capacitor converter, but can be applied for any number of voltage levels.
Referring to
In an alternative embodiment to the above topology and control strategy, the topology of
Referring to
Aspects as described herein are set out in the following numbered clauses.
1. Electrical converter (10, 20) for converting between an AC signal having at least three phase voltages and a DC signal, comprising:
2. Electrical converter of clause 1, wherein the control unit (15) is configured to operate each of the converter modules (11) such that a flying capacitor voltage (ufA) across the at least one flying capacitor of the first converter stage is clamped to a first voltage (uan) across the first capacitor when the first voltage (uan) drops below the flying capacitor voltage (ufA).
3. Electrical converter of clause 1, wherein the at least one flying capacitor (CfA) of the first converter stage (12) is connected to the star-point (n) through an active bidirectional switching device.
4. Electrical converter of clause 3, wherein the control unit (15) is configured to turn off the active bidirectional switching device when the first voltage (uan) drops below a flying capacitor voltage (ufA) across the at least one flying capacitor (CfA) of the first converter stage.
5. Electrical converter of any one of the preceding clauses, wherein the control unit is configured to operate each of the converter modules such that a flying capacitor voltage (ufB) across the at least one flying capacitor (CfB) of the second converter stage is proportional to a DC voltage (Udc) across the first and second DC terminals.
6. Electrical converter of any one of the preceding clauses, wherein the control unit comprises at least three control modules (16) coupled to a respective one of the at least three converter modules (11) and configured to operate the at least three converter modules independently.
7. Electrical converter of clause 6, wherein the at least three control modules (16) are configured to determine duty cycles (dA, dB) for operating the first and second converter stage of the respective converter module based on a voltage reference of the first capacitor (Ca) of the respective converter module.
8. Electrical converter of any one of the preceding clauses, wherein the control unit is configured to operate each of the at least three converter modules (11) according to a first mode of operation, wherein a DC voltage (Udc) across the first and second DC terminals is smaller than or equal to the first voltage (uan) of the respective first capacitor (Ca), and according to a second mode of operation, wherein the DC voltage (Udc) is larger than the first voltage (uan).
9. Electrical converter of any one of the preceding clauses, wherein the control unit is configured to operate the flying capacitor circuits of the first and second converter stages mutually exclusively via pulse width modulation.
10. Electrical converter of any one of the preceding clauses, wherein the first converter stage comprises a protection circuit (17), the protection circuit comprising a balancing capacitor (Cp) connecting the at least one flying capacitor (CfA) of the first converter stage (12) to the respective one of the at least three AC terminals and/or to the second DC terminal through at least one first normally-closed switch (Tp), the control unit (15) being configured to disable the at least one first normally-closed switch.
11. Electrical converter of any one of the preceding clauses, wherein each of the at least three converter modules comprises a second normally-closed switch (Tp) connected between the second switch node (B) and the star-point (n), the control unit (15) being configured to disable the second normally-closed switch.
12. Electrical converter of any one of the preceding clauses, wherein the control unit (15) is configured to operate a converter module (11) of the at least three converter modules, such that the second converter stage (13) is disabled, and the first switch node (A) is clamped to the star-point (n) when a DC voltage (Udc) between the first and second DC terminals is zero during a start-up operation.
13. Electrical converter of clause 12, wherein a voltage (ufA) across the at least one flying capacitor (CfA) of the first converter stage is intermittently clamped to the first voltage (uan) when the DC voltage (Udc) is zero during a start-up operation.
14. Electrical converter of any one of the preceding clauses, wherein the control unit is configured to operate a converter module of the at least three converter modules, such that a voltage (ufB) across the at least one flying capacitor (CfB) of the second converter stage (13) is clamped to a DC voltage (Udc) between the first and second DC terminals during a ramp up of the DC voltage.
15. Electrical converter of any one of the preceding clauses, wherein the first converter stage and the second converter stage comprise an equal number of the at least one flying capacitor (CfA, CfB).
16. Electrical converter of any one of the clauses 1 to 14, wherein the first converter stage and the second converter stage comprise a different number of the at least one flying capacitor (CfA, CfB).
17. Electric motor drive system, comprising the electrical converter (20) of any one of the preceding clauses, wherein the control unit is configured to operate the electrical converter as a traction inverter.
18. Battery charging system, in particular for charging electric vehicle drive batteries, wherein the battery charging system comprises a power supply, the power supply comprising the electrical converter (10) of any one of the clauses 1 to 16.
Number | Date | Country | Kind |
---|---|---|---|
2026176 | Jul 2020 | NL | national |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/EP2021/071398 | 7/30/2021 | WO |