Not Applicable
The inventors of the present invention have recognized the success of semiconductor devices has been mainly driven by an intensive transistor down-scaling process. However, as field effect transistors (FETs) approach sizes less than 100 nm, physical problems such as short channel effect begin to hinder proper device operation. For transistor based memories, such as those commonly known as Flash memories, other performance degradations or problems may occur as device sizes shrink. With Flash memories, a high voltage is usually required for programming of such memories. However, as device sizes shrink, the high programming voltage can result in dielectric breakdown and other problems. Similar problems can occur with other types of non-volatile memory devices other than Flash memories.
The inventors of the present invention recognize that many other types of non-volatile random access memory (RAM) devices have been explored as next generation memory devices, such as: ferroelectric RAM (Fe RAM); magneto-resistive RAM (MRAM); organic RAM (ORAM); phase change RAM (PCRAM); and others.
A common drawback with these memory devices include that they often require new materials that are incompatible with typical CMOS manufacturing. As an example of this, Organic RAM or ORAM requires organic chemicals that are currently incompatible with large volume silicon-based fabrication techniques and foundries. As another example of this, Fe-RAM and MRAM devices typically require materials using a high temperature anneal step, and thus such devices cannot be normally be incorporated with large volume silicon-based fabrication techniques.
Additional drawbacks with these devices include that such memory cells often lack one or more key attributes required of non-volatile memories. As an example of this, Fe-RAM and MRAM devices typically have fast switching (e.g. “0” to “1”) characteristics and good programming endurance. However, such memory cells are difficult to scale to small sizes. In another example of this, for ORAM devices reliability of such memories is often poor. As yet another example of this, switching of PCRAM devices typically include Joules heating and undesirably require high power consumption.
From the above, a new semiconductor device structure and integration is desirable.
The present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a programming method for a multi-level cell. Embodiments of the present invention have been applied to non-volatile memory devices using silver as a conductor material and an amorphous silicon material as a switching material, but it should be recognized that the present invention can have a much broader range of applicability.
In a specific embodiment, a method for programming a resistive switching device is provided. The method includes providing an as fabricated resistive switching device. The as fabricated resistive switching device is in a first state characterized by at least a first resistance. A first voltage is applied to the as fabricated resistive switching device to cause the as fabricated resistive switching device to change from the first state to a second state. The second state is characterized by at least a second resistance substantially the same as the first resistance. In a specific embodiment, the method includes applying a second voltage to the resistant switching device at the second state to cause the resistive switching device to change from the second state to a third state. The third state is characterized by at least a third resistance no greater than the second resistance. In a specific embodiment, a third voltage is applied to the resistant switching device at the third state to cause the resistive switching device to change from the third state to a fourth state. The fourth state is characterized by at least a fourth resistance. The third voltage is in an opposite polarity to the second voltage. The fourth resistance is greater than the third resistance and no greater than the second resistance in a specific embodiment.
In a specific embodiment, a resistive switching device is provided. The resistive switching device includes a first electrode, a second electrode, and a resistive switching material. The first electrode includes a first conductor material and configured to extend in a first direction in a specific embodiment. The second electrode includes at least a metal material and configured to extend in a second direction orthogonal to the first direction in a specific embodiment. In a specific embodiment, the resistive switching material is sandwiched between an intersection region of the first electrode and the second electrode in a specific embodiment. In a specific embodiment, the resistive switching material is characterized by one or more resistance states depending on an amplitude and a polarity of voltage applied to at least the second electrode. The resistive switching material includes at least an amorphous silicon material in a specific embodiment.
Many benefits can be facilitated by ways of the present invention over conventional techniques. The present method applies a forward bias voltage to a resistive switching device to cause the resistive switching device to be in a low resistance state or programmed state. To realize a multi-level cell, the present method applies at least one reverse biased voltage to the programmed cell to facilitate more than one resistance states or erased states and a multi-bit device. As conventional method uses different forward bias voltages to form a multi-bit device, capacitive discharge from a word line and a bit line interferes with programming of a cell. Such interference is eliminated by ways of the present invention. The resistance of the various erased states can be measured during application of the respective reversed bias voltage and a well controlled multi-level cell can be realized. Depending on the embodiment, one or more of these benefits can be facilitated. One skilled in the art would recognize other variations, modifications, and alternatives.
According to one aspect of the invention, a method of programming a non-volatile memory device is described. One method includes providing a resistive switching device, the resistive switching device being in a first state and characterized by at least a first resistance and applying a first voltage to the resistive switching device in the first state to cause the resistive switching device to change to a second state wherein the second state is characterized by at least a second resistance, wherein the second resistance is greater than the first resistance. A process may include applying a second voltage to the resistive switching device in the second state to cause the resistive switching device to change to a third state, wherein the third state is characterized by at least a third resistance, wherein the second voltage has a magnitude higher than a magnitude of the first voltage, and wherein the third resistance is greater than the second resistance.
According to another aspect of the invention, a resistive switching device is described. One device may include a first electrode, the first electrode comprising a first conductor material and configured to extend in a first direction, and a second electrode, the second electrode comprising at least a metal material and configured to extend in a second direction orthogonal to the first direction. A device may include a resistive switching material sandwiched between the first electrode and the second electrode, the resistive switching material comprising at least an amorphous silicon material, the resistive switching material being characterized by one or more resistance states depending on an amplitude and a polarity of voltage applied to at least the second electrode.
In order to more fully understand the present invention, reference is made to the accompanying drawings. Understanding that these drawings are not to be considered limitations in the scope of the invention, the presently described embodiments and the presently understood best mode of the invention are described with additional detail through use of the accompanying drawings in which:
The present invention is generally related to resistive switching devices. More particularly, embodiments according to the present invention provide a programming method for a multi-level cell. Embodiments of the present invention have been applied to non-volatile memory devices using silver as a conductor material and an amorphous silicon material as a switching material, but it should be recognized that the present invention can have a much broader range of applicability.
A resistive switching device based on silver/amorphous silicon has the potential to have a multi bit operation. But current control during programming to obtain different states in the cell is difficult to facilitate especially for a far-far bit. This is due to capacitive discharge from a distributed capacitance and resistance from both a bitline and a wordline. Embodiments according to the present invention use a programmed (or written) cell and one or more erase operations to provide a well-controlled method for multi-level cell programming free from interference and uncertainty.
The resistive switching material 104 can include a suitable insulator material having a resistance that can be altered upon application of an electric field to the insulator material. In a specific embodiment, the resistive switching material can include a silicon material. For example, the silicon material can be an amorphous silicon material, a microcrystalline silicon material, a macro crystalline silicon material, a silicon germanium material including any combination of these materials, amorphous SixGeyOz (x+y+z=1; 0=<x, y, z=<1), intrinsic semiconductor, or the like. In an embodiment, the silicon material includes an amorphous silicon material having intrinsic characteristics.
The second electrode 106 can comprise a second conductive material and can have a portion that includes a second metal material. The second metal material can be aluminum, nickel, silver, gold, palladium, platinum, or another similar metal or combination of metals. The second metal material typically is characterized by a suitable diffusivity into the resistive switching material in a specific embodiment. In a specific embodiment, the second electrode 106 is elongated in shape and extends in a second direction that is orthogonal to the first direction. In a specific embodiment, the second metal material includes a silver material.
In certain embodiments, the resistive switching device further includes a contact material 108 disposed between the metal material of the first electrode 102 and the amorphous silicon material 104. The contact material is believed to provide a suitable interfacial defect characteristic for desirable switching behavior for the resistive switching device. For amorphous silicon material as the resistive switching material, the contact material can be p+polysilicon material, p+silicon germanium material, or the like. In certain embodiments, the contact material can be optional. The resistive switching device can be disposed in an N by M crossbar array with pillars of resistive switching material 104 located at the crossings of the array, to form a high density interconnected array of non-volatile memory cells.
As shown in
As illustrated in
As illustrated in
In a specific embodiment, the top electrode 106 is configured to be elongated in shape and spatially extends in a first direction. The bottom electrode 102 is also elongated in shape and spatially extends in a second direction orthogonal to the first direction in a specific embodiment. The resistive switching material 104 is sandwiched in an intersection region between the top electrode 106 and the bottom electrode 102 in a specific embodiment. In a specific embodiment, the resistive switching device 100 is disposed in a high density and interconnected N by M crossbar array.
In operation, as a resistance of the resistive switching material 104 is dependent on the electric field in the switching material, conventionally, different resistance states are facilitated by applying a different second voltage to the device to provide for a multi-level or multi-bit cell. To determine the resistance state of a cell upon application of a predetermined voltage, an on-state current corresponding to each of the second voltage is measured. The on state current may not be consistent with a given applied voltage for all the cells in the array due to interference from RC delay and capacitance discharge from the top electrode 106 (e.g. bitline) and the bottom electrode 102 (e.g. wordline). Depending on the location of the cell in an array, a RC delay can differ for different cells and the on-state current is difficult to control.
Embodiments of the present invention provide a method to realize a multi-level cell free from uncertainty and interference from, for example, RC delay in an array. In a specific embodiment, a resistive switching device is provided at a first state. The first state may be in an as-fabricated state and is may be characterized by a first resistance. The resistive switching device is then subjected to a first voltage causing the resistive switching device to be in a second state (e.g.
In various embodiments, the method includes subjecting the resistive switching device to a second voltage to cause the resistive switching device to be in a third state (e.g.
To facilitate a multi-level cell, in various embodiments, a third voltage is applied to the programmed cell having an opposite polarity to the second voltage. The third voltage causes the device to be in a fourth state. In various embodiments, the fourth state is characterized by a fourth resistance that is higher than the third (low) resistance. In some cases, the fourth state is a first erase state (e.g.
In various embodiments, the method can further apply a fourth voltage opposite in polarity to the second voltage (a programming voltage) and having an amplitude different from the fourth voltage, corresponding to a second erase voltage to cause the device to be in a fifth state (e.g.
Accordingly, embodiments of the present method apply a forward biased voltage to the resistive switching device to cause the resistive switching device to be in a programmed state. In a specific embodiment, the method applies at least one reversed bias voltage to cause the programmed device to be in one or more erased states to facilitate a multi-level device or a multi-bit device in a specific embodiment. The different erased states can be realized by applying a voltage pulse having a pulse width and the resistance of the device can be measured from a current flow during the pulse width. Once a desirable resistance is obtained, the voltage is shut off and a precise resistance state can be facilitated.
In additional embodiments, the different resistance states can be obtained by applying a respective predetermined reverse bias voltage to the programmed device. In some embodiments, an erase voltage having an even higher amplitude would cause the device to be in a lower resistance state. The device would have a substantially fully erased state or a deep erased state (e.g.
To illustrate embodiments of the present invention, experiments were performed.
Next, the resistive switching device is then subjected to a programming process to cause the switching material to be in a low resistance state or a programmed state as illustrated in Plot 602. More specifically, a programming voltage is applied and an on-state current flows in the device.
In
Next, when a second erase voltage greater in magnitude than the first erase voltage is applied, a second shallow erase state results and has a second IV characteristic as shown in Plot 610. As shown, the second erase state has a lower conductance than the first erase state, thus the IV characteristics are lower. In various embodiments, the second erase voltage is also of opposite polarity from the programming voltage, and is of smaller magnitude.
Finally, as shown, Plot 601 illustrates an IV characteristic of a deep erase state of the device after an erase voltage (in some embodiments of the same amplitude as the programming voltage, but of opposite polarity) is applied. In various embodiments, the device is in a high resistance state. As can be seen, because the resistance is higher the current flowing through the device is lower than the above plots.
As can be seen in the example in
Though the present invention has been described using various examples and embodiments, it is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or alternatives in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.
The subject application for patent claims priority to U.S. provisional patent application No. 61/503,447 filed on Jun. 30, 2011.
Number | Name | Date | Kind |
---|---|---|---|
5499208 | Shoji | Mar 1996 | A |
5627451 | Takeda | May 1997 | A |
5673223 | Park | Sep 1997 | A |
5923587 | Choi | Jul 1999 | A |
6002268 | Sasaki et al. | Dec 1999 | A |
6181587 | Kuramoto et al. | Jan 2001 | B1 |
6731535 | Ooishi et al. | May 2004 | B1 |
6849891 | Hsu et al. | Feb 2005 | B1 |
6867618 | Li et al. | Mar 2005 | B2 |
6897519 | Dosluoglu | May 2005 | B1 |
7167387 | Sugita et al. | Jan 2007 | B2 |
7251152 | Roehr | Jul 2007 | B2 |
7274587 | Yasuda | Sep 2007 | B2 |
7345907 | Scheuerlein | Mar 2008 | B2 |
7515454 | Symanczyk | Apr 2009 | B2 |
7561461 | Nagai et al. | Jul 2009 | B2 |
7606059 | Toda | Oct 2009 | B2 |
7667442 | Itoh | Feb 2010 | B2 |
7692959 | Krusin-Elbaum et al. | Apr 2010 | B2 |
7704788 | Youn et al. | Apr 2010 | B2 |
7746696 | Paak | Jun 2010 | B1 |
7764536 | Luo et al. | Jul 2010 | B2 |
7830698 | Chen et al. | Nov 2010 | B2 |
7869253 | Liaw et al. | Jan 2011 | B2 |
8054679 | Nakai et al. | Nov 2011 | B2 |
8102018 | Bertin et al. | Jan 2012 | B2 |
8243542 | Bae et al. | Aug 2012 | B2 |
8315079 | Kuo et al. | Nov 2012 | B2 |
8369139 | Liu et al. | Feb 2013 | B2 |
8456892 | Yasuda | Jun 2013 | B2 |
8467226 | Bedeschi et al. | Jun 2013 | B2 |
8502185 | Lu et al. | Aug 2013 | B2 |
8675384 | Kuo et al. | Mar 2014 | B2 |
20030036238 | Toet et al. | Feb 2003 | A1 |
20040170040 | Rinerson et al. | Sep 2004 | A1 |
20060231910 | Hsieh et al. | Oct 2006 | A1 |
20060286762 | Tseng et al. | Dec 2006 | A1 |
20070069119 | Appleyard et al. | Mar 2007 | A1 |
20070133250 | Kim | Jun 2007 | A1 |
20070171698 | Hoenigschmid et al. | Jul 2007 | A1 |
20080019163 | Hoenigschmid et al. | Jan 2008 | A1 |
20080043521 | Liaw et al. | Feb 2008 | A1 |
20080165571 | Lung | Jul 2008 | A1 |
20080192531 | Tamura et al. | Aug 2008 | A1 |
20080278988 | Ufert | Nov 2008 | A1 |
20080301497 | Chung et al. | Dec 2008 | A1 |
20090014707 | Lu et al. | Jan 2009 | A1 |
20090091981 | Park et al. | Apr 2009 | A1 |
20090231910 | Liu et al. | Sep 2009 | A1 |
20090251941 | Saito | Oct 2009 | A1 |
20090321706 | Happ et al. | Dec 2009 | A1 |
20100039136 | Chua-Eoan et al. | Feb 2010 | A1 |
20100067279 | Choi | Mar 2010 | A1 |
20100102290 | Lu et al. | Apr 2010 | A1 |
20100110767 | Katoh et al. | May 2010 | A1 |
20100157656 | Tsuchida | Jun 2010 | A1 |
20100171086 | Lung et al. | Jul 2010 | A1 |
20100182821 | Muraoka et al. | Jul 2010 | A1 |
20100237314 | Tsukamoto et al. | Sep 2010 | A1 |
20100243983 | Chiang et al. | Sep 2010 | A1 |
20100277969 | Li et al. | Nov 2010 | A1 |
20110033967 | Lutz et al. | Feb 2011 | A1 |
20110063888 | Chi et al. | Mar 2011 | A1 |
20110066878 | Hosono et al. | Mar 2011 | A1 |
20110089391 | Mihnea et al. | Apr 2011 | A1 |
20110122679 | Chen et al. | May 2011 | A1 |
20110204314 | Baek et al. | Aug 2011 | A1 |
20110205780 | Yasuda et al. | Aug 2011 | A1 |
20110310656 | Kreupl et al. | Dec 2011 | A1 |
20110317470 | Lu et al. | Dec 2011 | A1 |
20120044751 | Wang et al. | Feb 2012 | A1 |
20120074507 | Jo et al. | Mar 2012 | A1 |
20120091420 | Kusai et al. | Apr 2012 | A1 |
20120120712 | Kawai et al. | May 2012 | A1 |
20120122290 | Nagashima | May 2012 | A1 |
20120176831 | Xiao et al. | Jul 2012 | A1 |
20120218807 | Johnson | Aug 2012 | A1 |
20120243292 | Takashima et al. | Sep 2012 | A1 |
20120320660 | Nazarian et al. | Dec 2012 | A1 |
20130134379 | Lu | May 2013 | A1 |
20130235648 | Kim et al. | Sep 2013 | A1 |
Number | Date | Country |
---|---|---|
1096465 | Feb 2001 | EP |
2011-23645 | Feb 2011 | JP |
10-2009-0051206 | May 2009 | KR |
WO 2011005266 | Jan 2011 | WO |
Entry |
---|
Office Action for U.S. Appl. No. 12/815,318 dated May 16, 2012. |
International Search Report for PCT/US2011/046036 filed on Jul. 29, 2011. |
Written Opinion of the International Searching Authority for PCT/US2011/046036 filed on Jul. 29, 2011. |
Office Action for U.S. Appl. No. 12/900,232 dated Jul. 30, 2012. |
Notice of Allowance for U.S. Appl. No. 13/051,296 dated Aug. 31, 2012. |
Notice of Allowance for U.S. Appl. No. 12/900,232 dated Sep. 18, 2012. |
International Search Report and Written Opinion for PCT/US2011/040362 filed on Jun. 14, 2011. |
Office Action for U.S. Appl. No. 12/815,369 dated Mar. 14, 2012. |
Notice of Allowance for U.S. Appl. No. 12/815,369 dated May 22, 2012. |
Office Action for U.S. Appl. No. 12/834,610 dated Apr. 16, 2012. |
R C Newman, “Defects in silicon”, Rep. Prog. Phys., 1982, pp. 1163-1210, vol. 45, The Institute of Physics, Great Britain. |
Office Action for U.S. Appl. No. 13/149,757 dated Jun. 19, 2012. |
Notice of Allowance for U.S. Appl. No. 12/815,318 dated Nov. 29, 2012. |
International Search Report and Written Opinion for PCT/US2012/044077 filed on Jun. 25, 2012. |
Office Action for U.S. Appl. No. 13/651,169 dated Mar. 7, 2013. |
Office Action for U.S. Appl. No. 13/174,077 dated Apr. 1, 2013. |
Office Action for U.S. Appl. No. 13/764,710 dated Aug. 9, 2013. |
Notice of Allowance for U.S. Appl. No. 13/481,696 dated Sep. 30, 2013. |
International Search Report and Written Opinion for PCT/US2013/042746 dated May 24, 2013. |
Notice of Allowability for U.S. Appl. No. 13/651,169 dated Oct. 28, 2013. |
Notice of Allowance for U.S. Appl. No. 13/194,500 dated Oct. 28, 2013. |
Office Action for U.S. Appl. No. 13/194,479 dated Sep. 25, 2013. |
Liu, Ming et al., “rFPGA: CMOS-Nano Hybrid FPGA Using RRAM Components”, IEEE International Symposium on Nanoscale Architectures, Jun. 12-13, 2008, pp. 93-98, Anaheim, CA. |
International Search Report and Written Opinion for PCT/US2012/040232 filed on May 31, 2012. |
Office Action for U.S. Appl. No. 13/585,759 dated May 7, 2013. |
Office Action for U.S. Appl. No. 13/592,224 dated May 23, 2013. |
Notice of Allowance for U.S. Appl. No. 13/585,759 dated Sep. 19, 2013. |
Office Action for U.S. Appl. No. 13/921,157 dated Oct. 3, 2013. |
Office Action for U.S. Appl. No. 13/525,096, dated Dec. 27, 2013. |
Office Action for U.S. Appl. No. 13/960,735, dated Dec. 6, 2013. |
International Search Report and Written Opinion for PCT/US2013/054976, filed on Aug. 14, 2013. |
Office Action for U.S. Appl. No. 13/531,449, dated Jun. 30, 2014. |
Office Action for U.S. Appl. No. 14/166,691, dated Jul. 9, 2014. |
Number | Date | Country | |
---|---|---|---|
61503447 | Jun 2011 | US |