Multi-output programmable power manager

Information

  • Patent Grant
  • 12348028
  • Patent Number
    12,348,028
  • Date Filed
    Tuesday, October 25, 2022
    3 years ago
  • Date Issued
    Tuesday, July 1, 2025
    8 months ago
  • Inventors
  • Original Assignees
    • Amber Semiconductor, Inc. (Dublin, CA, US)
  • Examiners
    • Behm; Harry R
    Agents
    • Ryan, Mason & Lewis, LLP
  • CPC
    • H02J1/082
    • H02M1/0067
    • H02M1/008
  • Field of Search
    • CPC
    • H02M1/008
    • H02M1/0067
    • H02J1/082
  • International Classifications
    • H02M1/00
    • H02J1/08
    • Term Extension
      82
Abstract
A system is provided which comprises a power converter circuit, a plurality of DC-DC converter circuits, and a controller. The power converter circuit is configured to convert an AC voltage to a DC voltage. The DC-DC converter circuits are configured to convert the DC voltage output from the power converter circuit into respective regulated DC voltages. The controller is configured to control and program operations of the DC-DC converter circuits.
Description
BACKGROUND

This disclosure relates generally to systems and methods for generating and managing the supply of direct current (DC) power for electronic components. The generation and distribution of DC power for integrated circuits chips and electronic components on a package substrate or printed circuit board, etc., can be challenging. For example, it can be difficult to implement a DC power supply system that delivers the required power to electronic components in instances where different electronic components require a different operating DC supply voltages and where the power requirement of a given electronic system or device can dynamically vary over time. In addition, certain electronic devices, such as high-performance central processing unit (CPU) devices and field programmable gate array (FPGA) may require a point-of-load DC-DC converter to be placed in close proximity to such devices to achieve proximity to power and thereby improve voltage accuracy, efficiency, and the dynamic response (e.g., dynamic changes in DC current draw over time) of the DC voltage rail which supplies DC power to such devices. Indeed, many digital systems operate at high current and low voltages, increasing the need to minimize the distance from power supply to load to reduce the effect of trace-induced voltage drops and parasitic inductance.


SUMMARY

Exemplary embodiments of the disclosure include systems and methods for generating and managing regulated direct current (DC) power and, in particular, systems and methods for direct conversion of alternating current (AC) power into multiple regulated DC voltages and for enabling a programmatic control and adjustment of the DC regulated voltage levels and power output.


An exemplary embodiment includes a system which comprises a power converter circuit, a plurality of DC-DC converter circuits, and a controller. The power converter circuit is configured to convert an AC voltage to a DC voltage. The DC-DC converter circuits are configured to convert the DC voltage output from the power converter circuit into respective regulated DC voltages. The controller is configured to control and program operations of the DC-DC converter circuits.


Other embodiments will be described in the following detailed description of exemplary embodiments, which is to be read in conjunction with the accompanying figures.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 schematically illustrates a multi-output programmable power management system, according to an exemplary embodiment of the disclosure.



FIG. 2 schematically illustrates a multi-output programmable power management system device, according to an exemplary embodiment of the disclosure.



FIG. 3 schematically illustrates a system which implements a multi-output programmable power management system, according to an exemplary embodiment of the disclosure.





DETAILED DESCRIPTION

Embodiments of the disclosure will now be described in further detail with regard to multi-output programmable power management systems and methods which are configured to generate multiple DC regulated voltages directly from alternating current (AC) power and for programmatically adjusting the DC regulated voltage levels and power output. It is to be understood that the various features shown in the accompanying drawings are schematic illustrations that are not drawn to scale. Moreover, the same or similar reference numbers are used throughout the drawings to denote the same or similar features, elements, or structures, and thus, a detailed explanation of the same or similar features, elements, or structures will not be repeated for each of the drawings. Further, the term “exemplary” as used herein means “serving as an example, instance, or illustration.” Any embodiment or design described herein as “exemplary” is not to be construed as preferred or advantageous over other embodiments or designs.


Further, it is to be understood that the phrase “configured to” as used in conjunction with a circuit, structure, element, component, or the like, performing one or more functions or otherwise providing some functionality, is intended to encompass embodiments wherein the circuit, structure, element, component, or the like, is implemented in hardware, software, and/or combinations thereof, and in implementations that comprise hardware, wherein the hardware may comprise discrete circuit elements (e.g., transistors, inverters, etc.), programmable elements (e.g., application specific integrated circuit (ASIC) chips, field-programmable gate array (FPGA) chips, etc.), processing devices (e.g., central processing units (CPUs), graphics processing units (GPUs), etc.), one or more integrated circuits, and/or combinations thereof. Thus, by way of example only, when a circuit, structure, element, component, etc., is defined to be configured to provide a specific functionality, it is intended to cover, but not be limited to, embodiments where the circuit, structure, element, component, etc., is comprised of elements, processing devices, and/or integrated circuits that enable it to perform the specific functionality when in an operational state (e.g., connected or otherwise deployed in a system, powered on, receiving an input, and/or producing an output), as well as cover embodiments when the circuit, structure, element, component, etc., is in a non-operational state (e.g., not connected nor otherwise deployed in a system, not powered on, not receiving an input, and/or not producing an output) or in a partial operational state.



FIG. 1 schematically illustrates a multi-output programmable power management system, according to an exemplary embodiment of the disclosure. In particular, FIG. 1 schematically illustrates a multi-output programmable power management system 100 (alternatively referred to as power management system 100) comprising a power converter circuit 110, a central controller 120, and a plurality (N) of DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N. The central controller 120 comprises a control bus interface 122 which is coupled to a control bus 122-1. In some embodiments, the central controller 120 comprises a central processing unit (CPU) or microcontroller, etc., which is configured to perform various power management functions as described herein. More specifically, in some embodiments, the central controller 120 comprises a programmable controller CPU which comprises embedded control modules to perform various control tasks as discussed herein. The central controller 120 is coupled to the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N by respective control buses 122-1, 122-2, . . . , 122-N.


The power converter circuit 110 comprises an AC-to-DC converter circuit which is configured to convert AC power-supplied from an AC power source 105 into a DC voltage (VDC). The power converter circuit 110 comprises AC input nodes AC+ and AC−, and a DC output node DCOUT which outputs the DC voltage, VDC, that is applied to an input node of each DC-DC voltage converter and regulator circuit 130-1, 130-2, . . . , 130-N via a DC voltage distribution bus 112. In an exemplary non-limiting embodiment, the AC power source 106 comprises an AC mains which provides utility AC power, e.g., 120 Vrms (with a positive peak voltage of about 170V and a negative peak voltage of about −170V) at a frequency of 60 Hz. The AC input node AC+ is coupled to a hot line (L) of the AC mains supply 105, and the AC input node AC− is coupled to a neutral line (N), which is a grounded conductor of the AC mains supply 105. In some embodiments, the power converter circuit 110 is configured, for example, to generate the DC voltage VDC=12 V or greater, wherein VDC is distributed to an input of each DC-DC voltage converter and regulator circuit 130-1, 130-2, . . . , 130-N over the DC voltage buss 112. It is to be understood that the power converter circuit 110 (and other power converter circuits as discussed below) can be implemented using any solid-state AC-to-DC converter circuit topology which is suitable for the given application.


In some embodiments, some or all of the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N comprise a DC-DC step-down voltage switching regulator circuit (e.g., a Buck switching regulator) to convert the input DC voltage, VDC, into respective regulated output voltages VOUT1, VOUT2, . . . . VOUTN. In some embodiments, the regulated output voltages VOUT1, VOUT2, . . . VOUTN comprises different voltage levels. In some embodiments, some or all of the regulated output voltages output voltages VOUT1, VOUT2, . . . VOUT−N are the same voltage level to, e.g., provide redundant DC power to certain critical electronic systems.


The central controller 120 is configured to perform various control tasks to provide centralized management and control of the operations of the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N. In particular, the central controller 120 is configured to generate various control signals that are transmitted over the control buses 122-1, 122-2, . . . , 122-N to the respective DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N. As explained in further detail below, each control bus 122-1, 122-2, . . . , 122-N comprises multiple control lines to send control signals such as clock signals, enable signals, reset signals, programming signals, etc.


In some embodiments, each DC-DC voltage converter and regulator circuit 130-1, 130-2, . . . , 130-N comprises a programmable circuit architecture which enables the central controller 120 to independently program each DC-DC voltage converter and regulator circuit 130-1, 130-2, . . . , 130-N to convert the input DC voltage VDC into, e.g., any one of industry standard DC voltages including, but not limited to 12V, 5V, 3.3 V, 2.5V, 1.8V, etc. In addition, the maximum current output of each DC-DC voltage converter and regulator circuit 130-1, 130-2, . . . , 130-N can be programmatically adjusted to set a maximum output power level provided by each DC-DC voltage converter and regulator circuit 130-1, 130-2, . . . , 130-N. In some embodiments, the power management system 100 provides a maximum DC output power (e.g., 5 watts) wherein the central controller 120 is configured to distribute the maximum output DC power over the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N (which are actively operating) so that the sum total of the maximum DC power outputs of the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N does not exceed the maximum output DC power of the power management system 100.


In some embodiments, the central controller 120 is configured to control power-up sequencing and power-down sequencing of the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N to comply with the, e.g., the requisite power-up and power-down sequencings of various system components of a given electronic system, which are powered using the DC output voltages VOUT1, VOUT2, . . . . VOUT−N that are generated by the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N. In addition, in some embodiments, the central controller 120 implements a voltage rail monitoring function which is configured to monitor the regulated output voltage levels which are output from the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N to support the power-up and power-down sequencing operations, as well as to provide support for monitoring and protecting against fault conditions such as over voltage protection, over temperature protection, short circuit protection, etc.


Moreover, for systems or applications requiring a high-level DC power supply reliability, the power management system 100 can configure the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N to provide redundant DC power supply for certain system components. For example, assume a given electronic system requires a 5V power supply for a critical system component. The power management system 100 can configure at least two of the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N to provide a 5V DC power supply output, wherein the DC power supply outputs can be connected in parallel to enable the switching to one 5V power supply in the event of failure of the other. In this regard, for a given DC power supply that is needed by a given system, the power management system 100 can configure the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N into a parallel output architecture with N+1 redundancy.


In some embodiments, the power management system 100 can be pre-programmed (and remain fixed) for a given application which requires multiple DC power supplies. In some embodiments, the power management system 100 is field programmable by a given user for a given application (and possibly remain fixed for a given application, until reprogrammed by a user). In some embodiments, the power management system 100 is dynamically programmable via control signals that are transmitted over the control bus 122-1 to the control bus interface 122 of the central controller 120 to enable programmatic control of the power management system 100.


In some embodiments, the central controller 120 is configured to operate in response to program control signals that are transmitted from an electronic system or device which receives DC power supply from the power management system 100. Such programmatic control enables on demand control and adjustment of the output voltages and maximum power output of the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N to comply with power requirements of the electronic system and devices that are powered by the DC supply voltages provided by the power management system 100. For example, computerized systems or electronics which utilize the power management system 100 for multiple DC power supplies can provide control signals or feedback to the central processing unit 120 via the control bus 122-1 and control bus interface 122 to change the voltage level output and/or max power output of one or more of the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N, as needed.


In some embodiments, the central controller 120 executes proprietary software with a unique “watch dog” function to monitor all DC voltage outputs within a given specification and provide self-diagnostics and reporting of power condition/quality, either manually or wirelessly. For example, as explained in further detail below, the central controller 120 is configured to communicate with one or more electronic systems or devices which are powered by the power management system 100 to obtain information regarding, e.g., operating characteristics of the electronic systems and devices, such as measured voltage levels, measured current levels, power usage, temperatures, etc., and other useful information to enable the power management system 100 to manage the DC power supplied to the DC power supply rails of the electronic system and devices. It is to be appreciated that the power management system 100 can be configured for use in a wide range of applications.


In some embodiments, the components 110, 120, and 130-1, . . . , 130-N of the power management system 100 comprises individual semiconductor integrated circuit (IC) dies (or semiconductor IC chips) that are packaged together with other electronic components (e.g., a processor, a system-on-chip (SoC), an ASIC, a FPGA, a digital signal processor, a memory chip, etc.) to form multi-chip modules using state of the art chip packaging techniques. In such instance, the DC-DC voltage converter and regulator circuits 130-1, 130-2, . . . , 130-N can be utilized as point-of-load DC-DC converters that are placed close to the respective loads to provide proximity to the DC supply power.



FIG. 2 schematically a multi-output programmable power management device, according to an exemplary embodiment of the disclosure. In particular, FIG. 2 schematically illustrates an exemplary multi-output programmable power management device 200 (alternatively referred to as power management device 200) which can be implemented as a SoC device or as a system-in-package (SIP) device. Similar to the exemplary embodiment of FIG. 1, the power management device 200 comprises a power management system comprising a power converter circuit 210, a central controller 220, and a plurality of DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4.


In some embodiments, for a SoC implementation, the power converter circuit 210, the central controller 220, and the plurality (N) of DC-DC voltage converter and regulator circuits 230-1, 230-2, . . . , 230-N are integrated circuits that are implemented on a single die, and the power management device 200 comprises package structure comprising, e.g., a lead frame comprising a plurality of surface-mount leads 202, 204, 206, and 208 which enable surface mounting of the power management device 200 to a substrate (e.g., printed circuit board). In other exemplary embodiments, for an SoC implementation, the power converter circuit 210, the central controller 220, and the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 can be implemented on individual dies that are mounted (e.g., flip chip mounted) to a package substrate having wire traces which connect all the dies together to implement a functional system. For a SIP implementation, instead of surface-mount leads, the power management device 200 can have an array of solder ball connections (e.g., BOA connections) on a bottom surface of the package substrate to enable direct chip bonding (e.g., flip chip bonding) of the power management device 200 to a second-level package substrate (e.g., printed circuit board or interposer).


The power converter circuit 210 comprises an AC-to-DC converter which comprises AC input nodes AC+ and AC−, and a DC output node DCOUT. The AC input nodes AC+ and AC− are coupled to the package leads 202. The power converter circuit 210 is configured to convert AC power, which is applied to the package leads 202 (and the AC input nodes AC+ and AC−), into a DC voltage, VDC (e.g., VDC=12 V or greater) which is distributed to an voltage input port VIN of each DC-DC voltage converter and regulator circuit 230-1, 230-2, 230-3, and 230-4.


In some embodiments, as shown in FIG. 2, the central controller 220 comprises a plurality of ports (or nodes) including control bus ports 222, other I/O ports 224, and a plurality of control ports 226. The control bus ports 222 are coupled to respective ones of the package leads 204. The I/O ports 224 are coupled to respective ones of the package leads 206. The control ports 226 are configured to output control signals that are applied to the respective DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 for controlling operations of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4.


For example, the control ports 226 comprise enable output ports EN_1, EN_2, EN_3, and EN_4 which are coupled to respective enable input ports EN of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4. In addition, the control ports 226 comprise clock signal output ports CLK_1, CLK_2, CLK_3, and CLK_4 which are coupled to respective clock signal input ports CLK of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4. Moreover, the control ports 226 comprise reset signal output ports RESET_1, RESET_2, RESET_3, and RESET_4 which are coupled to respective reset signal input ports RESET of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4.


As further shown in FIG. 2, each DC-DC voltage converter and regulator circuit 230-1, 230-2, 230-3, and 230-4 comprises a respective voltage output port VOUT and a respective power ground port PGND, which are couple to respective ones of the package leads 208. In some embodiments, as noted above, DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 comprise DC-DC step-down voltage switching regulator circuits (e.g., a Buck switching regulator) which are configured to convert the DC voltage VDC applied to the input voltage port VIN to a respective regulated output voltage VOUT1, VOUT2, VOUT3, and VOUT4. FIG. 2 schematically illustrates an exemplary non-limiting embodiment of the power management device 200 having four DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4, which are shown to be configured to generate regulated DC output voltages of VOUT1=12V, VOUT2=5.0V, VOUT3=3.3V, and VOUT4=2.7 V, respectively. However, it is to be understood that such voltage output levels are merely exemplary, and that some or all of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 can be programmed to output other regulated voltage levels. In addition, as noted above, two or more of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 can be programmed to output the same regulated voltage level, which can be applied to different electronic system components or devices, or to the same component or device to provide redundancy in the case of failure of one of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4.


The DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 can implement any suitable DC-DC step-down voltage switching regulator circuit architecture which is suitable for the given application. In some embodiments, the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 have the same or substantially the same circuit architecture, such as shown in FIG. 2, but which are controllable and programmable by the central controller 220 to generate different regulated output voltages, as desired, based on the same DC input voltage VDC that is generated an output from the power converter circuit 210. For example, as schematically illustrated in FIG. 2, the enable input ports EN of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 are configured to receive respective enable control signals EN_1, EN_2, EN_3, and EN_4, which allow the central controller 220 to enable or disable the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4, as needed. For example, the central controller 220 can disable one or more of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 which are not utilized at some given time to generate a regulated DC supply voltage for a given electronic system. In addition, the central controller 220 can disable a given one of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4, as needed, to protect against a detected fault condition, etc.


The reset input ports RESET of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 are configured to receive respective reset signals RESET_1, RESET_2, RESET_3, and RESET_4, which allows the central controller 220 to hold one or more of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 in a reset state, as needed, when performing certain functions such as power-up sequencing, etc. Furthermore, the clock signal input ports CLK of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 are configured to receive respective clock signals CLK_1, CLK_2, CLK_3, and CLK_4, which allows the central controller 220 to programmatically control and adjust the level of regulated DC voltage and/or output power of the DC-DC voltage converter and regulator circuits 230-1, 230-2, 230-3, and 230-4 using known techniques. For example, the level of regulated DC voltage and/or output power of a given DC-DC voltage converter and regulator circuit can be adjusted by varying the clock frequency and/or duty cycle of the clock signal CLK, which modulates the on/off time of one or more internal switches of the DC-DC voltage converter and regulator circuit, and which, allows the regulated output to be adjusted to a target voltage level within a given range.


In some embodiments, the control bus and control bus interface of the central controller 220 can be implemented using a serial peripheral interface (SPI) communication interface to enable communication between the central processing unit 220 and other components of a given system which is coupled to the power management system 200 to control the power management device 200 or and/or which utilizes the DC supply voltages that are generated and managed by the power management device 200. As is known in the art, SPI is a synchronous, full duplex master-slave-based interface. Both master and slave can transmit data at the same time. The SPI interface comprises a 4-wire interface. 4-wire SPI devices have four signals: Clock (CLK), Chip select (CS) Master out, slave in (MOSI), and Master in, slave out (MISO), the details of which are known to those of ordinary skill in the art. In such instance, the number of control bus ports 222 and associated package leads 204 will be at least 4 for the SPI communication protocol. In other embodiments, the control bus and control bus interface of the central controller 220 can be implemented using the Power Management Bus (PMBus) communication protocol As is known in the art, PMBus is an open-standard digital power management protocol which enables communication between components of a power system such as CPUs, power supplies, power converters, etc. In some embodiments, the other I/O ports 224 are utilized to receive input signals to support other functions of the central controller 220, as needed.



FIG. 3 schematically illustrates a system which implements a multi-output programmable power management system, according to an exemplary embodiment of the disclosure. More specifically, FIG. 3 schematically illustrates a system comprising a multi-output programmable power management system 300 (alternatively referred to as power management system 300) and an electronic system 350. The power management system 300 comprises a power converter circuit 310, a central controller 320, a plurality of DC-DC voltage converter and regulator circuits 330-1, 330-2, . . . , 330-N, and a non-volatile memory 340 (e.g., Flash memory). Similar to the exemplary embodiments described above, the power converter circuit 310 is configured to cover AC power of an AC power source 305 into a DC voltage, VDC, which is distributed to a voltage input port VIN of each DC-DC voltage converter and regulator circuit 330-1, 330-2, . . . , 330-N over a voltage bus 312.


The central controller 320 is configured to perform various control tasks to provide centralized management and control of the operations of the DC-DC voltage converter and regulator circuits 330-1, 330-2, . . . , 330-N. The central controller 320 comprises a control bus interface 322 coupled to a control bus 322-1, a voltage rail monitoring system 423, and a voltage rail sequencing control module 326. The non-volatile memory 340 stores program code that is executed by the central controller 320 to implement various functions such as the monitoring and sequencing functions of the modules 324 and 326. The central controller 320 is configured to generate various control signals that are transmitted over control buses 322-1, 322-2, . . . , 322-N to the respective DC-DC voltage converter and regulator circuits 330-1, 330-2, . . . , 330-N.


The electronic system 350 comprises a plurality of integrated circuit systems 350-1, 350-2, . . . , 350-N, which receive respective regulated voltages VOUT1, VOUT2, . . . , VOUTN from the respective DC-DC voltage converter and regulator circuits 330-1, 330-2, . . . , 330-N. In some embodiments, the electronic system 350 may comprise a CPU, DSP, ASIC, or a DSP device wherein the integrated circuit systems 350-1, 350-2, . . . , 350-N comprise different circuit components of such devices (e.g., processing cores, I/O circuitry, etc.). In other embodiments, the electronic system 350 may comprise an electronic device or system such as computer, display device, etc., wherein the integrated circuit systems 350-1, 350-2, . . . , 350-N comprise different integrated circuit chips or system components of the electronic system 350. In some embodiments, the electronic system 350 comprises a power control and monitoring system 360 which is configured to monitor power usage of the integrated circuit systems 350-1, 350-2, . . . , 350-N and send commands to the central controller 320 via a local control bus interface 352 to request adjustment of voltage levels or power levels of the respective regulated voltages VOUT1, VOUT2, . . . , VOUTN that are supplied to the power the integrated circuit systems 350-1, 350-2, . . . , 350-N, as needed.


In some embodiments, the voltage rail monitoring system 324 is configured to monitor the voltage levels of the respective regulated voltages VOUT1, VOUT2, . . . , VOUTN that are output from the respective DC-DC voltage converter and regulator circuits 330-1, 330-2, . . . , 330-N to ensure that the voltage levels are at the expected levels. As schematically shown in FIG. 3, a feedback system is implemented in which the respective regulated voltages VOUT1, VOUT2, . . . , VOUTN that are output from the respective DC-DC voltage converter and regulator circuits 330-1, 330-2, . . . , 330-N are input to the voltage rail monitoring system 324 to track and monitor the voltage levels.


The voltage rail sequencing control module 326 is configured to control power-up sequencing and power-down sequencing of the DC-DC voltage converter and regulator circuits 330-1, 330-2, . . . , 330-N to comply with the, e.g., the requisite power-up and power-down sequencing of the integrated circuit systems 350-1, 350-2, . . . , 350-N of the electronic system. For example, a FGPA may require that a core supply voltage must be applied a certain amount of time prior to applying supply voltage to I/O circuitry to avoid damaging the device upon power up.


The descriptions of the various embodiments of the present disclosure have been presented for purposes of illustration, but are not intended to be exhaustive or limited to the embodiments disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the described embodiments. The terminology used herein was chosen to best explain the principles of the embodiments, the practical application or technical improvement over technologies found in the marketplace, or to enable others of ordinary skill in the art to understand the embodiments disclosed herein.

Claims
  • 1. A system, comprising: a power converter circuit configured to convert an alternating current (AC) voltage to a direct current (DC) voltage;a plurality of DC-DC converter circuits, wherein the DC-DC converter circuits are configured to convert the DC voltage output from the power converter circuit into respective regulated DC voltages which are independent from each other; anda controller configured to control and program operations of the DC-DC converter circuits, wherein the controller is configured to: monitor a DC output voltage of each of the plurality of DC-DC converter circuits; andautomatically set a maximum current output of one or more of the plurality of DC-DC converter circuits to adjust an output power of the one or more of the plurality of DC-DC converter circuits such that a total DC output power of the plurality of DC-DC converter circuits does not exceed a maximum DC output power threshold; andwherein the controller comprises a control interface that is configured to receive one or more programming control commands from an electronic system which is powered by the regulated DC voltages of at least two of the DC-DC converter circuits, and wherein the controller configures the at least two DC-DC converter circuits to adjust the regulated DC voltages that are independently generated by the at least two DC-DC converter circuits, based at least in part on the one or more programming control commands from the electronic system.
  • 2. The system of claim 1, wherein the regulated DC voltages of at least two of the DC-DC converter circuits comprise different voltage levels.
  • 3. The system of claim 1, wherein the regulated DC voltages of at least two of the DC-DC converter circuits comprise a same voltage level.
  • 4. The system of claim 1, wherein the controller is configured to control sequential activation and sequential deactivation of the DC-DC converter circuits.
  • 5. The system of claim 4, wherein: at least one DC-DC converter circuit comprises a programmable DC-DC converter circuit; andthe controller is configured to program the programmable DC-DC converter circuit to at least one of (i) adjust a magnitude of the regulated DC voltage generated by the programmable DC-DC converter circuit, and (ii) adjust a maximum power output of the DC-DC converter circuit.
  • 6. The system of claim 1, wherein the controller is configured to monitor the regulated DC voltages output from the DC-DC converter circuits to determine whether the regulated DC voltages output from the DC-DC converter circuits are at proper voltage levels.
  • 7. The system of claim 1, wherein the control interface is configured to enable user programmatic control of the DC-DC converter circuits.
  • 8. The system of claim 7, wherein the control interface comprises a serial peripheral interface protocol.
  • 9. The system of claim 1, wherein the one or more programming control commands from the electronic system cause the controller to adjust at least one of a regulated DC voltage level and a DC power output level supplied by the at least two DC-DC converter circuits.
  • 10. The system of claim 1, wherein the system comprises a multi-chip module in which the power converter circuit, the plurality of DC-DC converter circuits, and the controller comprises integrated circuit dies that are packaged together.
CROSS-REFERENCE TO RELATED APPLICATION

This application claims the benefit of U.S. Provisional Application Ser. No. 63/270,728, filed on Oct. 22, 2021, the disclosure of which is fully incorporated herein by reference.

US Referenced Citations (463)
Number Name Date Kind
3638102 Pelka Jan 1972 A
3777253 Callan Dec 1973 A
4074345 Ackermann Feb 1978 A
4127895 Krueger Nov 1978 A
4245148 Gisske et al. Jan 1981 A
4245184 Billings et al. Jan 1981 A
4245185 Mitchell et al. Jan 1981 A
4257081 Sauer et al. Mar 1981 A
4466071 Russell, Jr. Aug 1984 A
4487458 Janutka Dec 1984 A
4581540 Guajardo Apr 1986 A
4631625 Alexander et al. Dec 1986 A
4636907 Howell Jan 1987 A
4649302 Damiano et al. Mar 1987 A
4653084 Ahuja Mar 1987 A
4682061 Donovan Jul 1987 A
4685046 Sanders Aug 1987 A
4709296 Hung et al. Nov 1987 A
4760293 Hebenstreit Jul 1988 A
4766281 Buhler Aug 1988 A
4812995 Girgis et al. Mar 1989 A
4888504 Kinzer Dec 1989 A
4945345 Proctor et al. Jul 1990 A
5121282 White Jun 1992 A
5161107 Mayeaux et al. Nov 1992 A
5276737 Micali Jan 1994 A
5307257 Fukushima Apr 1994 A
5371646 Biegelmeier Dec 1994 A
5410745 Friesen et al. Apr 1995 A
5559656 Chokhawala Sep 1996 A
5646514 Tsunetsugu Jul 1997 A
5654880 Brkovic et al. Aug 1997 A
5731732 Williams Mar 1998 A
5793596 Jordan et al. Aug 1998 A
5796274 Willis et al. Aug 1998 A
5844759 Hirsh et al. Dec 1998 A
5859756 Pressman et al. Jan 1999 A
5870009 Serpinet et al. Feb 1999 A
5933305 Schmalz et al. Aug 1999 A
6041322 Meng et al. Mar 2000 A
6081123 Kasbarian et al. Jun 2000 A
6111494 Fischer et al. Aug 2000 A
6115267 Herbert Sep 2000 A
6141197 Kim et al. Oct 2000 A
6160689 Stolzenberg Dec 2000 A
6167329 Engel et al. Dec 2000 A
6169391 Lei Jan 2001 B1
6188203 Rice et al. Feb 2001 B1
6300748 Miller Oct 2001 B1
6369554 Aram Apr 2002 B1
6483290 Hemminger et al. Nov 2002 B1
6515434 Biebl Feb 2003 B1
6538906 Ke et al. Mar 2003 B1
6756998 Bilger Jun 2004 B1
6788512 Vicente et al. Sep 2004 B2
6807035 Baldwin et al. Oct 2004 B1
6813720 Leblanc Nov 2004 B2
6839208 Macbeth et al. Jan 2005 B2
6843680 Gorman Jan 2005 B2
6906476 Beatenbough et al. Jun 2005 B1
6984988 Yamamoto Jan 2006 B2
7045723 Projkovski May 2006 B1
7053626 Monter et al. May 2006 B2
7110225 Hick Sep 2006 B1
7148796 Joy et al. Dec 2006 B2
7164238 Kazanov et al. Jan 2007 B2
7292419 Nemir Nov 2007 B1
7297603 Robb et al. Nov 2007 B2
7304828 Shvartsman Dec 2007 B1
D558683 Pape et al. Jan 2008 S
7319574 Engel Jan 2008 B2
D568253 Gorman May 2008 S
7367121 Gorman May 2008 B1
7586285 Gunji Sep 2009 B2
7595680 Morita et al. Sep 2009 B2
7610616 Masuouka et al. Oct 2009 B2
7633727 Zhou et al. Dec 2009 B2
7643256 Wright et al. Jan 2010 B2
7693670 Durling et al. Apr 2010 B2
7715216 Liu et al. May 2010 B2
7729147 Wong et al. Jun 2010 B1
7731403 Lynam et al. Jun 2010 B2
7746677 Unkrich Jun 2010 B2
7821023 Yuan et al. Oct 2010 B2
D638355 Chen May 2011 S
7936279 Tang et al. May 2011 B2
7948719 Xu May 2011 B2
8063618 Lam Nov 2011 B2
8124888 Etemad-Moghadam et al. Feb 2012 B2
8256675 Baglin et al. Sep 2012 B2
8295950 Wordsworth et al. Oct 2012 B1
8374729 Chapel et al. Feb 2013 B2
8463453 Parsons, Jr. Jun 2013 B2
8482885 Billingsley et al. Jul 2013 B2
8560134 Lee Oct 2013 B1
8649883 Lu et al. Feb 2014 B2
8664886 Ostrovsky Mar 2014 B2
8717720 DeBoer May 2014 B2
8718830 Smith May 2014 B2
8781637 Eaves Jul 2014 B2
8817441 Callanan Aug 2014 B2
8890371 Gotou Nov 2014 B2
D720295 Dodal et al. Dec 2014 S
8947838 Yamai et al. Feb 2015 B2
9054587 Neyman Jun 2015 B2
9055641 Shteynberg et al. Jun 2015 B2
9287792 Telefus et al. Mar 2016 B2
9325516 Pera et al. Apr 2016 B2
9366702 Steele et al. Jun 2016 B2
9439318 Chen Sep 2016 B2
9443845 Stafanov et al. Sep 2016 B1
9502832 Ullahkhan et al. Nov 2016 B1
9509083 Yang Nov 2016 B2
9515560 Telefus et al. Dec 2016 B1
9577420 Ostrovsky et al. Feb 2017 B2
9621053 Telefus Apr 2017 B1
9755630 Urciuoli Sep 2017 B2
9774182 Phillips Sep 2017 B2
9836243 Chanler et al. Dec 2017 B1
9883554 Lynch Jan 2018 B2
D814424 DeCosta Apr 2018 S
9965007 Amelio et al. May 2018 B2
9990786 Ziraknejad Jun 2018 B1
9991633 Robinet Jun 2018 B2
10072942 Wootton et al. Sep 2018 B2
10076006 Kahlman et al. Sep 2018 B2
10101716 Kim Oct 2018 B2
10186027 Hicken et al. Jan 2019 B1
10187944 MacAdam et al. Jan 2019 B2
10469077 Telefus et al. Nov 2019 B2
10548188 Cheng et al. Jan 2020 B2
D879056 Telefus Mar 2020 S
D881144 Telefus Apr 2020 S
10615713 Telefus et al. Apr 2020 B2
10645536 Barnes et al. May 2020 B1
10756662 Steiner et al. Aug 2020 B2
10812072 Telefus et al. Oct 2020 B2
10812282 Telefus et al. Oct 2020 B2
10819336 Telefus et al. Oct 2020 B2
10834792 Telefus et al. Nov 2020 B2
10887447 Jakobsson et al. Jan 2021 B2
10931473 Telefus et al. Feb 2021 B2
10936749 Jakobsson Mar 2021 B2
10951435 Jakobsson Mar 2021 B2
10985548 Telefus Apr 2021 B2
10992236 Telefus et al. Apr 2021 B2
10993082 Jakobsson Apr 2021 B2
11050236 Telefus et al. Jun 2021 B2
11056981 Telefus Jul 2021 B2
11064586 Telefus et al. Jul 2021 B2
11114947 Telefus et al. Sep 2021 B2
11170964 Telefus et al. Nov 2021 B2
11197153 Jakobsson Dec 2021 B2
11205011 Jakobsson et al. Dec 2021 B2
11245339 Telefus et al. Feb 2022 B2
11295735 Anuar et al. Apr 2022 B1
11334388 Jakobsson May 2022 B2
11336096 Jakobsson et al. May 2022 B2
11336199 Telefus et al. May 2022 B2
11342151 Telefus et al. May 2022 B2
11342735 Telefus et al. May 2022 B2
11348752 Telefus et al. May 2022 B2
11349296 Telefus May 2022 B2
11349297 Telefus et al. May 2022 B2
11363690 Telefus et al. Jun 2022 B2
11373831 Telefus et al. Jun 2022 B2
11422520 Telefus et al. Aug 2022 B2
11463274 Jakobsson Oct 2022 B2
11477209 Jakobsson Oct 2022 B2
20020109487 Telefus et al. Aug 2002 A1
20030052544 Yamamoto et al. Mar 2003 A1
20030063420 Pahl et al. Apr 2003 A1
20030151865 Maio Aug 2003 A1
20040032756 Van Den Bossche Feb 2004 A1
20040201279 Templeton Oct 2004 A1
20040251884 Steffie et al. Dec 2004 A1
20050128657 Covault Jun 2005 A1
20050162139 Hirst Jul 2005 A1
20050185353 Rasmussen et al. Aug 2005 A1
20050286184 Campolo Dec 2005 A1
20060285366 Radecker et al. Dec 2006 A1
20070008747 Soldano et al. Jan 2007 A1
20070018506 Paik et al. Jan 2007 A1
20070143826 Sastry et al. Jun 2007 A1
20070159745 Berberich et al. Jul 2007 A1
20070188025 Keagy et al. Aug 2007 A1
20070217237 Palestrina Sep 2007 A1
20070232347 Persson et al. Oct 2007 A1
20070236152 Davis et al. Oct 2007 A1
20080006607 Boeder et al. Jan 2008 A1
20080072080 Chapuis Mar 2008 A1
20080074373 Chapuis Mar 2008 A1
20080136581 Heilman et al. Jun 2008 A1
20080151444 Upton Jun 2008 A1
20080174922 Kimbrough Jul 2008 A1
20080180866 Wong Jul 2008 A1
20080197699 Yu et al. Aug 2008 A1
20080204950 Zhou et al. Aug 2008 A1
20080234879 Fuller et al. Sep 2008 A1
20080238488 Comisky Oct 2008 A1
20080246451 Dobbins et al. Oct 2008 A1
20080253153 Wu et al. Oct 2008 A1
20080281472 Podgorny et al. Nov 2008 A1
20090034139 Martin Feb 2009 A1
20090067201 Cai Mar 2009 A1
20090168273 Yu et al. Jul 2009 A1
20090195349 Frader-Thompson et al. Aug 2009 A1
20090203355 Clark Aug 2009 A1
20090213629 Liu et al. Aug 2009 A1
20090284385 Tang et al. Nov 2009 A1
20090296432 Chapuis Dec 2009 A1
20100013307 Heineman Jan 2010 A1
20100036903 Ahmad et al. Feb 2010 A1
20100091418 Xu Apr 2010 A1
20100145479 Griffiths Jun 2010 A1
20100145542 Chapel et al. Jun 2010 A1
20100156369 Kularatna et al. Jun 2010 A1
20100188054 Asakura et al. Jul 2010 A1
20100191487 Rada et al. Jul 2010 A1
20100231135 Hum et al. Sep 2010 A1
20100231373 Romp Sep 2010 A1
20100235896 Hirsch Sep 2010 A1
20100244730 Nerone Sep 2010 A1
20100261373 Roneker Oct 2010 A1
20100284207 Watanabe et al. Nov 2010 A1
20100296207 Schumacher et al. Nov 2010 A1
20100309003 Rousseau Dec 2010 A1
20100320840 Fridberg Dec 2010 A1
20110062936 Bartelous Mar 2011 A1
20110068626 Terlizzi Mar 2011 A1
20110121752 Newman, Jr. et al. May 2011 A1
20110127922 Sauerlaender Jun 2011 A1
20110156610 Ostrovsky et al. Jun 2011 A1
20110234000 Yan Sep 2011 A1
20110273103 Hong Nov 2011 A1
20110292703 Cuk Dec 2011 A1
20110299547 Diab et al. Dec 2011 A1
20110301894 Sanderford, Jr. Dec 2011 A1
20110305054 Yamagiwa et al. Dec 2011 A1
20110307447 Sabaa et al. Dec 2011 A1
20120026632 Acharya et al. Feb 2012 A1
20120075897 Fujita Mar 2012 A1
20120080942 Carralero et al. Apr 2012 A1
20120086416 Kudo Apr 2012 A1
20120089266 Tomimbang et al. Apr 2012 A1
20120095605 Tran Apr 2012 A1
20120133289 Hum et al. May 2012 A1
20120190386 Anderson Jul 2012 A1
20120275076 Shono Nov 2012 A1
20120311035 Guha et al. Dec 2012 A1
20120323510 Bell et al. Dec 2012 A1
20130026925 Ven et al. Jan 2013 A1
20130051102 Huang et al. Feb 2013 A1
20130057247 Russell et al. Mar 2013 A1
20130063851 Stevens et al. Mar 2013 A1
20130066478 Smith Mar 2013 A1
20130088160 Chai et al. Apr 2013 A1
20130104238 Balsan et al. Apr 2013 A1
20130119958 Gasperi May 2013 A1
20130128396 Danesh et al. May 2013 A1
20130170261 Lee et al. Jul 2013 A1
20130174211 Aad et al. Jul 2013 A1
20130187631 Russell et al. Jul 2013 A1
20130245841 Ahn et al. Sep 2013 A1
20130253898 Meagher et al. Sep 2013 A1
20130261821 Lu et al. Oct 2013 A1
20130265041 Friedrich et al. Oct 2013 A1
20130300534 Myllymaki Nov 2013 A1
20130313712 Otremba Nov 2013 A1
20130329331 Erger et al. Dec 2013 A1
20140043732 McKay et al. Feb 2014 A1
20140067137 Amelio et al. Mar 2014 A1
20140074730 Arensmeier et al. Mar 2014 A1
20140085940 Lee et al. Mar 2014 A1
20140096272 Makofsky et al. Apr 2014 A1
20140097809 Follic et al. Apr 2014 A1
20140159593 Chu et al. Jun 2014 A1
20140164294 Osann, Jr. Jun 2014 A1
20140203718 Yoon et al. Jul 2014 A1
20140246926 Cruz et al. Sep 2014 A1
20140266698 Hall et al. Sep 2014 A1
20140268935 Chiang Sep 2014 A1
20140276753 Wham et al. Sep 2014 A1
20140331278 Tkachev Nov 2014 A1
20140357228 Luft et al. Dec 2014 A1
20140365490 Yang et al. Dec 2014 A1
20150019726 Zhou et al. Jan 2015 A1
20150042274 Kim et al. Feb 2015 A1
20150055261 Lubicki et al. Feb 2015 A1
20150097430 Scruggs Apr 2015 A1
20150116886 Zehnder et al. Apr 2015 A1
20150154404 Patel et al. Jun 2015 A1
20150155789 Freeman et al. Jun 2015 A1
20150180469 Kim Jun 2015 A1
20150185261 Frader-Thompson et al. Jul 2015 A1
20150185262 Song et al. Jul 2015 A1
20150216006 Lee et al. Jul 2015 A1
20150221151 Bacco et al. Aug 2015 A1
20150236587 Kim et al. Aug 2015 A1
20150253364 Hieda et al. Sep 2015 A1
20150256355 Pera et al. Sep 2015 A1
20150256665 Pera et al. Sep 2015 A1
20150282223 Wang et al. Oct 2015 A1
20150309521 Pan Oct 2015 A1
20150317326 Bandarupalli et al. Nov 2015 A1
20150355649 Ovadia Dec 2015 A1
20150362927 Giorgi Dec 2015 A1
20150363563 Hallwachs Dec 2015 A1
20150382153 Otis et al. Dec 2015 A1
20160012699 Lundy Jan 2016 A1
20160018800 Gettings et al. Jan 2016 A1
20160035159 Ganapathy Achari et al. Feb 2016 A1
20160050530 Corbalis et al. Feb 2016 A1
20160057841 Lenig Feb 2016 A1
20160069933 Cook et al. Mar 2016 A1
20160077746 Muth et al. Mar 2016 A1
20160081143 Wang Mar 2016 A1
20160095099 Yang et al. Mar 2016 A1
20160105814 Hurst et al. Apr 2016 A1
20160110154 Qureshi et al. Apr 2016 A1
20160117917 Prakash et al. Apr 2016 A1
20160126031 Wootton et al. May 2016 A1
20160156635 Liu et al. Jun 2016 A1
20160157193 Qi et al. Jun 2016 A1
20160178691 Simonin Jun 2016 A1
20160181941 Gratton et al. Jun 2016 A1
20160195864 Kim Jul 2016 A1
20160232318 Mensinger et al. Aug 2016 A1
20160247799 Stafanov et al. Aug 2016 A1
20160259308 Fadell et al. Sep 2016 A1
20160260135 Zomet et al. Sep 2016 A1
20160274864 Zomet et al. Sep 2016 A1
20160277528 Guilaume et al. Sep 2016 A1
20160294179 Kennedy et al. Oct 2016 A1
20160343083 Hering et al. Nov 2016 A1
20160360586 Yang et al. Dec 2016 A1
20160374134 Kweon et al. Dec 2016 A1
20170004948 Leyh Jan 2017 A1
20170019969 O'Neil et al. Jan 2017 A1
20170026194 Vijayrao et al. Jan 2017 A1
20170033942 Koeninger Feb 2017 A1
20170063225 Guo et al. Mar 2017 A1
20170067961 O'Flynn Mar 2017 A1
20170086281 Avrahamy Mar 2017 A1
20170099647 Shah et al. Apr 2017 A1
20170104325 Eriksen et al. Apr 2017 A1
20170134883 Lekutai May 2017 A1
20170168516 King Jun 2017 A1
20170170730 Sugiura Jun 2017 A1
20170171802 Hou et al. Jun 2017 A1
20170179946 Turvey Jun 2017 A1
20170195130 Landow et al. Jul 2017 A1
20170212653 Kanojia et al. Jul 2017 A1
20170214967 Xia et al. Jul 2017 A1
20170230193 Apte et al. Aug 2017 A1
20170230939 Rudolf et al. Aug 2017 A1
20170244241 Wilson et al. Aug 2017 A1
20170251014 Eisen Aug 2017 A1
20170256934 Kennedy et al. Sep 2017 A1
20170256941 Bowers et al. Sep 2017 A1
20170256956 Irish et al. Sep 2017 A1
20170265287 Avrahamy Sep 2017 A1
20170277709 Strauss et al. Sep 2017 A1
20170314743 Del Castillo et al. Nov 2017 A1
20170318098 Sanghvi et al. Nov 2017 A1
20170322049 Wootton et al. Nov 2017 A1
20170322258 Miller et al. Nov 2017 A1
20170338809 Stefanov et al. Nov 2017 A1
20170347415 Cho et al. Nov 2017 A1
20170366950 Arbon Dec 2017 A1
20170372159 Schimmel Dec 2017 A1
20180026534 Turcan Jan 2018 A1
20180054460 Brady et al. Feb 2018 A1
20180054862 Takagimoto et al. Feb 2018 A1
20180061158 Greene Mar 2018 A1
20180091361 Smith et al. Mar 2018 A1
20180146369 Kennedy, Jr. May 2018 A1
20180174076 Fukami Jun 2018 A1
20180183685 Cook Jun 2018 A1
20180196094 Fishburn et al. Jul 2018 A1
20180201302 Sonoda et al. Jul 2018 A1
20180254959 Mantyjarvi et al. Sep 2018 A1
20180285198 Dantkale et al. Oct 2018 A1
20180287802 Brickell Oct 2018 A1
20180301006 Flint et al. Oct 2018 A1
20180307609 Qiang et al. Oct 2018 A1
20180307859 LaFever et al. Oct 2018 A1
20180342329 Rufo et al. Nov 2018 A1
20180351342 Anderson et al. Dec 2018 A1
20180359039 Daoura et al. Dec 2018 A1
20180359223 Maier et al. Dec 2018 A1
20190003855 Wootton et al. Jan 2019 A1
20190020477 Antonatos et al. Jan 2019 A1
20190026493 Ukena-Bonfig et al. Jan 2019 A1
20190028869 Kaliner Jan 2019 A1
20190036928 Meriac et al. Jan 2019 A1
20190050903 DeWitt et al. Feb 2019 A1
20190052174 Gong Feb 2019 A1
20190068716 Lauer Feb 2019 A1
20190086979 Kao et al. Mar 2019 A1
20190087835 Schwed et al. Mar 2019 A1
20190104138 Storms et al. Apr 2019 A1
20190122834 Wootton et al. Apr 2019 A1
20190140640 Telefus et al. May 2019 A1
20190148931 Li May 2019 A1
20190165691 Telefus et al. May 2019 A1
20190181679 Northway et al. Jun 2019 A1
20190182617 Zamber et al. Jun 2019 A1
20190207375 Telefus et al. Jul 2019 A1
20190222058 Sharifipour Jul 2019 A1
20190238060 Telefus et al. Aug 2019 A1
20190245457 Telefus et al. Aug 2019 A1
20190253243 Zimmerman et al. Aug 2019 A1
20190268176 Pognant Aug 2019 A1
20190280887 Telefus et al. Sep 2019 A1
20190306953 Joyce et al. Oct 2019 A1
20190334999 Ryhorchuk et al. Oct 2019 A1
20190355014 Gerber Nov 2019 A1
20190362101 Fisse et al. Nov 2019 A1
20190372331 Liu et al. Dec 2019 A1
20200007126 Telefus et al. Jan 2020 A1
20200014301 Telefus Jan 2020 A1
20200014379 Telefus Jan 2020 A1
20200044883 Telefus et al. Feb 2020 A1
20200052607 Telefus et al. Feb 2020 A1
20200053100 Jakobsson Feb 2020 A1
20200106259 Telefus Apr 2020 A1
20200106260 Telefus Apr 2020 A1
20200106637 Jakobsson Apr 2020 A1
20200120202 Jakobsson et al. Apr 2020 A1
20200145247 Jakobsson May 2020 A1
20200153245 Jakobsson et al. May 2020 A1
20200159960 Jakobsson May 2020 A1
20200193785 Berglund et al. Jun 2020 A1
20200196110 Jakobsson Jun 2020 A1
20200196412 Telefus et al. Jun 2020 A1
20200200851 Homsky et al. Jun 2020 A1
20200252299 Kaag et al. Aug 2020 A1
20200260287 Hendel Aug 2020 A1
20200275266 Jakobsson Aug 2020 A1
20200287537 Telefus et al. Sep 2020 A1
20200314233 Mohalik et al. Oct 2020 A1
20200328694 Telefus et al. Oct 2020 A1
20200344596 Dong et al. Oct 2020 A1
20200365345 Telefus et al. Nov 2020 A1
20200365346 Telefus et al. Nov 2020 A1
20200365356 Telefus et al. Nov 2020 A1
20200366078 Telefus et al. Nov 2020 A1
20200366079 Telefus et al. Nov 2020 A1
20200394332 Jakobsson et al. Dec 2020 A1
20210014947 Telefus et al. Jan 2021 A1
20210119528 Telefus Apr 2021 A1
20210173364 Telefus et al. Jun 2021 A1
20210182111 Jakobsson Jun 2021 A1
20210185035 Fernandez Yu Jun 2021 A1
20210226441 Telefus et al. Jul 2021 A1
20210234356 Telefus et al. Jul 2021 A1
20210336555 Telefus Oct 2021 A1
20210345462 Telefus et al. Nov 2021 A1
20220052533 Telefus et al. Feb 2022 A1
20220189721 Telefus et al. Jun 2022 A1
20220255310 Telefus Aug 2022 A1
20220311350 Telefus Sep 2022 A1
Foreign Referenced Citations (39)
Number Date Country
109075551 Jan 2021 CN
19712261 Oct 1998 DE
0016646 Oct 1980 EP
0398026 Nov 1990 EP
2560063 Feb 2013 EP
1302357 Jan 1973 GB
2458699 Sep 2009 GB
06-053779 Feb 1994 JP
2012244716 Dec 2012 JP
2013230034 Nov 2013 JP
2014030355 Feb 2014 JP
6997105 Jan 2022 JP
2010110951 Sep 2010 WO
2016010529 Jan 2016 WO
2016105505 Jun 2016 WO
2016110833 Jul 2016 WO
2017196571 Nov 2017 WO
2017196572 Nov 2017 WO
2017196649 Nov 2017 WO
2018075726 Apr 2018 WO
2018080604 May 2018 WO
2018080614 May 2018 WO
2018081619 May 2018 WO
2018081619 May 2018 WO
2018159914 Sep 2018 WO
2019133110 Jul 2019 WO
2020014158 Jan 2020 WO
2020014161 Jan 2020 WO
PCTUS1954102 Feb 2020 WO
2020072516 Apr 2020 WO
PCTUS1967004 Apr 2020 WO
2020131977 Jun 2020 WO
PCTUS2033421 Sep 2020 WO
2020236726 Nov 2020 WO
PCTUS2114320 Apr 2021 WO
2021112870 Jun 2021 WO
2021150684 Jul 2021 WO
2021183172 Sep 2021 WO
PCTUS2145624 Nov 2021 WO
Non-Patent Literature Citations (51)
Entry
F. Stajano et al., “The Resurrecting Duckling: Security Issues for Ad-hoc Wireless Networks,” International Workshop on Security Protocols, 1999, 11 pages.
L. Sweeney, “Simple Demographics Often Identify People Uniquely,” Carnegie Mellon University, Data Privacy Working Paper 3, 2000, 34 pages.
A. Narayanan et al., “Robust De-anonymization of Large Sparse Datasets,” IEEE Symposium on Security and Privacy, May 2008, 15 pages.
M. Alahmad et al., “Non-Intrusive Electrical Load Monitoring and Profiling Methods for Applications in Energy Management Systems,” IEEE Long Island Systems, Applications and Technology Conference, 2011, 7 pages.
K. Yang et al. “Series Arc Fault Detection Algorithm Based on Autoregressive Bispecturm Analysis,” Algorithms, vol. 8, Oct. 16, 2015, pp. 929-950.
J.-E. Park et al., “Design on Topologies for High Efficiency Two-Stage AC-DC Converter,” 2012 IEEE 7th International Power Electronics and Motion Control Conference—ECCE Asia, Jun. 2-5, 2012, China, 6 pages.
S. Cuk, “98% Efficient Single-Stage AC/DC Converter Topologies,” Power Electronics Europe, Issue 4, 2011, 6 pages.
E. Carvou et al., “Electrical Arc Characterization for Ac-Arc Fault Applications,” 2009 Proceedings of the 55th IEEE Holm Conference on Electrical Contacts, IEEE Explore Oct. 9, 2009, 6 pages.
C. Restrepo, “Arc Fault Detection and Discrimination Methods,” 2007 Proceedings of the 53rd IEEE Holm Conference on Electrical Contacts, IEEE Explore Sep. 24, 2007, 8 pages.
K. Eguchi et al., “Design of a Charge-Pump Type AC-DC Converter for RF-ID Tags,” 2006 International Symposium on Communications and Information Technologies, F4D-3, IEEE, 2006, 4 pages.
A. Ayari et al., “Active Power Measurement Comparison Between Analog and Digital Methods,” International Conference on Electrical Engineering and Software Applications, 2013, 6 pages.
G. D. Gregory et al., “The Arc-Fault Circuit Interrupter, an Emerging Product,” IEEE, 1998, 8 pages.
D. Irwin et al., “Exploiting Home Automation Protocols for Load Monitoring in Smart Buildings,” BuildSys '11: Proceedings of the Third ACM Workshop on Embedded Sensing Systems for Energy-Efficiency in Buildings, Nov. 2011, 6 pages.
B. Mrazovac et al., “Towards Ubiquitous Smart Outlets for Safety and Energetic Efficiency of Home Electric Appliances,” 2011 IEEE International Conference on Consumer Electronics, Berlin, German, Sep. 6-8, 2011, 5 pages.
J. K. Becker et al., “Tracking Anonymized Bluetooth Devices,” Proceedings on Privacy Enhancing Technologies, vol. 3, 2019, pp. 50-65.
H. Siadati et al., “Mind your SMSes: Mitigating Social Engineering in Second Factor Authentication,” Computers & Security, vol. 65, Mar. 2017, 12 pages.
S. Jerde, “The New York Times Can Now Predict Your Emotions and Motivations After Reading a Story,” https://www.adweek.com/tv-video/the-new-york-times-can-now-predict-your-emotions-and-motivations-after-reading-a-story/, Apr. 29, 2019, 3 pages.
K. Mowery et al., “Pixel Perfect: Fingerprinting Canvas in HTML5,” Proceedings of W2SP, 2012, 12 pages.
S. Kamkar, “Evercookie,” https://samy.pl/evercookie/, Oct. 11, 2010, 5 pages.
M. K. Franklin et al., “Fair Exchange with a Semi-Trusted Third Party,” Association for Computing Machinery, 1997, 6 pages.
J. Camenisch et al., “Digital Payment Systems with Passive Anonymity-Revoking Trustees,” Journal of Computer Security, vol. 5, No. 1, 1997, 11 pages.
L. Coney et al., “Towards a Privacy Measurement Criterion for Voting Systems,” Proceedings of the 2005 National Conference on Digital Government Research, 2005, 2 pages.
L. Sweeney, “κ-anonymity: A Model for Protecting Privacy,” International Journal of Uncertainty, Fuzziness and Knowledge-Based Systems, vol. 1, No. 5, 2002, 14 pages.
C. Dwork, “Differential Privacy,” Encyclopedia of Cryptography and Security, 2011, 12 pages.
A. P. Felt et al., “Android Permissions: User Attention, Comprehension, and Behavior,” Symposium on Usable Privacy and Security, Jul. 11-13, 2012, 14 pages.
S. Von Solms et al., “On Blind Signatures and Perfect Crimes,” Computers & Security, vol. 11, No. 6, 1992, 3 pages.
R. Wyden, “Wyden Releases Discussion Draft of Legislation to Provide Real Protections for Americans' Privacy,” https://www.wyden.senate.gov/news/press-releases/wyden-releases-discussion-draft-of-legislation-to-provide-real-protections-for-americans-privacy, Nov. 1, 2018, 3 pages.
M. Rubio, “Rubio Introduces Privacy Bill to Protect Consumers While Promoting Innovation,” https://www.rubio.senate.gov/public/index.cfm/2019/1/rubio-introduces-privacy-bill-to-protect-consumers-while-promoting-innovation#:%7E:text=Washingt%E2%80%A6, Jan. 16, 2019, 2 pages.
C. Dwork et al., “Differential Privacy and Robust Statistics,” 41st ACM Symposium on Theory of Computing, 2009, 10 pages.
J. Camenisch et al., “Compact E-Cash,” Eurocrypt, vol. 3494, 2005, pp. 302-321.
D. L. Chaum, “Untraceable Electronic Mail, Return Addresses, and Digital Pseudonyms,” Communications of the ACM, vol. 24, No. 2, Feb. 1981, pp. 84-88.
J. Camenisch et al., “An Efficient System for Nontransferable Anonymous Credentials With Optional Anonymity Revocation,” International Conference on the Theory and Application of Cryptographic Techniques, May 6-10, 2001, 30 pages.
M. K. Reiter et al., “Crowds: Anonymity for Web Transactions,” ACM Transactions on Information and System Security, vol. 1, 1997, 23 pages.
I. Clarke et al., “Freenet: A Distributed Anonymous Information Storage and Retrieval System,” International Workshop on Designing Privacy Enhanching Technologies: Design Issues in Anonymity and Unobservability, 2001, 21 pages.
P. Golle et al., “Universal Re-encryption for Mixnets,” Lecture Notes in Computer Science, Feb. 2004, 15 pages.
Y. Lindell et al., “Multiparty Computation for Privacy Preserving Data Mining,” Journal of Privacy and Confidentiality, May 6, 2008, 39 pages.
J. Hollan et al., “Distributed Cognition: Toward a New Foundation for Human-Computer Interaction Research,” ACM Transactions on Computer-Human Interaction, vol. 7, No. 2, Jun. 2000, pp. 174-196.
A. Adams et al., “Users are Not the Enemy,” Communications of the ACM, Dec. 1999, 6 pages.
A. Morton et al., “Privacy is a Process, Not a Pet: a Theory for Effective Privacy Practice,” Proceedings of the 2012 New Security Paradigms Workshop, Sep. 2012, 18 pages.
G. D. Abowd et al., “Charting Past, Present and Future Research in Ubiquitous Computing,” ACM Transactions on Computer-Human Interaction, vol. 7, No. 1, Mar. 2000, pp. 29-58.
W. Mason et al., “Conducting Behavioral Research on Amazon's Mechanical Turk,” Behavior Research Methods, Jun. 2011, 23 pages.
G. M. Gray et al., “Dealing with the Dangers of Fear: The Role of Risk Communication,” Health Affairs, Nov. 2002, 11 pages.
L. Shengyuan et al., “Instantaneous Value Sampling AC-DC Converter and its Application in Power Quantity Detection,” 2011 Third International Conference on Measuring Technology and Mechatronics Automation, Jan. 6-7, 2011, 4 pages.
H.-H. Chang et al., “Load Recognition for Different Loads with the Same Real Power and Reactive Power in a Non-intrusive Load-monitoring System,” 2008 12th International Conference on Computer Supported Cooperative Work in Design, Apr. 16-18, 2008, 6 pages.
U.S. Appl. No. 17/660,785 filed in the name of Mark Telefus et al. entitled “Solid-State Ground-Fault Circuit Interrupter.”
U.S. Appl. No. 17/904,437 filed in the name of Mark Telefus on Aug. 17, 2022, and entitled “AC to DC Converter.”
U.S. Appl. No. 17/930,597 filed in the name of Mark Telefus and entitled “AC to DC Converter on a Chip.”
U.S. Appl. No. 17/958,319 filed in the name of Damon Matthew Baker on Sep. 30, 2022, and entitled “Intelligent Electrical Switches.”
U.S. Appl. No. 63/303,492 filed in the name of Damon Matthew Baker et al. on Jan. 26, 2022, and entitled “Zero-Current Crossing Detection in Inductive Loads.”
U.S. Appl. No. 63/356,317 filed in the name of Mark Telefus et al. on Jun. 28, 2022, and entitled “FET-Based AC-to-DC Converter with Negative Cycle Gate Pre-Charge.”
U.S. Appl. No. 63/402,058 filed in the name of Mark Telefus et al. on Aug. 29, 2022, and entitled “Thermal-Mechanical Framework for Solid-State Circuit Breaker.”
Related Publications (1)
Number Date Country
20230127078 A1 Apr 2023 US
Provisional Applications (1)
Number Date Country
63270728 Oct 2021 US