Multiple graphics processing unit display synchronization system and method

Abstract

Systems and methods for utilizing multiple graphics processing units for controlling presentations on a display are presented. In one embodiment, a dual graphics processing system includes a first graphics processing unit for processing graphics information; a second graphics processing unit for processing graphics information; a component for synchronizing transmission of display component information from the first graphics processing unit and the second graphics processing unit and a component for controlling switching between said first graphics processing unit and said second graphics processing unit. In one embodiment, the component for synchronizing transmission of display component information adjusts (e.g., delays, speeds up, etc.) the occurrence or duration of a corresponding graphics presentation characteristic (e.g., end of frame, end of line, vertical blanking period, horizontal blanking period, etc.) in signals from multiple graphics processing units.

Description

FIELD OF THE INVENTION

The present invention relates to the field of displaying presentations associated with graphics processing units.

BACKGROUND OF THE INVENTION

Electronic systems and circuits have made a significant contribution towards the advancement of modern society and are utilized in a number of applications to achieve advantageous results. Numerous electronic technologies such as digital computers, calculators, audio devices, video equipment, and telephone systems facilitate increased productivity and cost reduction in analyzing and communicating data, ideas and trends in most areas of business, science, education and entertainment. Frequently, these activities often involve the presentation of various graphics information on a display.

Graphics applications associated with the display presentations can have different characteristics and features. For example, graphics applications can have different processing requirements, different quality features, involve different levels of complexity, and so on. A system may include multiple graphics processing units and the graphics processing units can also have different processing capabilities and characteristics. In addition, control software and hardware for each processor may be entirely different (e.g., processors manufactured by different vendors, etc.) and not able to be controlled identically. Furthermore, displays typically can only handle input from one graphics processing unit at a time and often have particular interface requirements. For example, if signaling is not performed correctly damage to the panel may result, or the user may observe disturbing visual artifacts, or the panel controller may force a failsafe shutdown.

Ensuring the timing requirements are met when changing between active graphics processing units can be complicated and complex. Before a transition occurs one GPU is driving the LVDS and there is an extremely small chance that signals from the GPU are aligned with another GPU, creating flickering and substantial delays while a Panels Timing Controller (TCON) resynchronizes with the second source. For example, when a switch occurs one GPU may be at the end of a raster scan while the other is at the beginning. Displays typically have panel power sequencing specifications that indicate signal activation timing requirements. For example, the standards panel working group (SPWG) indicates general mechanical and interface specifications (e.g., SPWG spec, http://www.spwg.org) for displays used in note book computers. Detrimental impacts to images and the display itself can occur if timing requirements are not adhered to. In addition, if the panel power sequencing specifications are not adhered to the TCON may take multiple frames until it re-acquires the vertical sync such as indicated by the assertion of VSync signal, or the de-assertion of Display Enable, whereupon it can begin to re-synchronize to the second GPU's signal. If the mis-sync lasts too long then the TCON can misinterpret the condition as a loss of timing and then enter Fail-Safe mode wherein the LCD is safely shutdown and the panel must be powered-off and on before it will re-enable displays.

SUMMARY

Systems and methods for utilizing multiple graphics processing units for controlling presentations on a display are presented. In one embodiment, a dual graphics processing system includes a first graphics processing unit for processing graphics information; a second graphics processing unit for processing graphics information; a component for synchronizing transmission of display component information from the first graphics processing unit and the second graphics processing unit and a component for controlling switching between said first graphics processing unit and said second graphics processing unit. In one embodiment, the component for synchronizing transmission of display component information adjusts (e.g., delays, speeds up, etc.) the occurrence or duration of a corresponding graphics presentation characteristic (e.g., end of frame, end of line, vertical blanking period, horizontal blanking period, etc.) in signals from multiple graphics processing units.

DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, are included for exemplary illustration of the principles of the present invention and not intended to limit the present invention to the particular implementations illustrated therein. The drawings are not to scale unless otherwise specifically indicated.

FIG. 1A is a block diagram of an exemplary part of a computer system in accordance with one embodiment of the present invention.

FIG. 1B is a block diagram of another exemplary computer system in accordance with one embodiment of the present invention.

FIG. 2 is an exemplary timing diagram of control signals that are out of sync.

FIG. 3 is an exemplary timing diagram of control signals that are brought into sync in accordance with one embodiment of the present invention.

FIG. 4 is a block diagram of one exemplary implementation of a MUX for controlling switching between the first graphics processing unit and the second graphics processing unit in accordance with one embodiment of the present invention.

FIG. 5 is a block diagram of an exemplary multiple graphics processing method in accordance with one embodiment of the present invention.

FIG. 6 is a flow chart of an exemplary synchronizing process in accordance with one embodiment of the present invention.

FIG. 7 is a flow chart of another exemplary graphics processor switch method in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION

Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one ordinarily skilled in the art that the present invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the current invention.

Portions of the detailed description that follows are presented and discussed in terms of a method. Although steps and sequencing thereof are disclosed in figures herein describing the operations of this method, such steps and sequencing are exemplary. Embodiments are well suited to performing various other steps or variations of the steps recited in the flowchart of the figure herein, and in a sequence other than that depicted and described herein. Some portions of the detailed description are presented in terms of procedures, steps, logic blocks, processing, and other symbolic representations of operations on data bits that can be performed within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. A procedure, computer-executed step, logic block, process, etc., is here, and generally, conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps include physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical, magnetic, optical or quantum signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout, discussions utilizing terms such as “processing”, “computing”, “calculating”, “determining”, “displaying”, “accessing,” “writing,” “including,” “storing,” “transmitting,” “traversing,” “associating,” “identifying” or the like, refer to the action and processes of a computer system, or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

Computing devices typically include at least some form of computer readable media. Computer readable media can be any available media that can be accessed by a computing device. By way of example, and not limitation, computer readable medium may comprise computer storage media and communication media. Computer storage media includes volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer readable instructions, data structures, program modules, or other data. Computer storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital versatile discs (DVD) or other optical storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other medium which can be used to store the desired information and which can be accessed by a computing device. Communication media typically embodies computer readable instructions, data structures, program modules, or other data in modulated data signals such as carrier waves or other transport mechanism and includes any information delivery media. The term “modulated data signal” means a signal that has one or more of its characteristics set or changed in such a manner as to encode information in the signal. By way of example, and not limitation, communication media includes wired media such as a wired network or direct-wired connection, and wireless media such as acoustic, RF, infrared, and other wireless media. Combinations of any of the above should also be included within the scope of computer readable media.

Some embodiments may be described in the general context of computer-executable instructions, such as program modules, executed by one or more computers or other devices. Generally, program modules include routines, programs, objects, components, data structures, etc, that perform particular tasks or implement particular abstract data types. Typically the functionality of the program modules may be combined or distributed as desired in various embodiments.

The present invention facilitates efficient and effective utilization of multiple graphics processing units or hybrid graphics processing system. In one embodiment, a dual graphics processing system includes a first graphics processing unit for processing graphics information, a second graphics processing unit for processing graphics information, a component for synchronizing transmission of display component information from the first graphics processing unit and the second graphics processing unit, and a component for controlling switching between the first graphics processing unit and the second graphics processing unit. In one embodiment, blanking intervals are adjusted to facilitate synchronization and simulate a “genlock” without use of conventional Genlock hardware. For example, adjustable-timing components of one or more GPUs can be leveraged to adjust (e.g., slide, etc.) the timing alignment of one pixel source to match another pixel source, and then a transition from one source to the other can be made with minimal or no transition artifacts and the independent timing of the pixel sources can be restored after the transition. In an exemplary implementation, the first graphics processing unit is an integrated graphics processing unit and the second graphics processing unit is a discreet graphics processing unit.

FIG. 1A is a block diagram of exemplary computer system 10 in accordance with one embodiment of the present invention. Computer system 10 includes first stream of display signals 11, second stream of display signals 12, synchronizing component 30, switching component 40, and display 50. First stream of display signals 11 and second stream of display signals 12 are communicatively coupled to synchronizing component 30 and switching component 40 which is communicatively coupled to display 50.

The components of exemplary computer system 10 cooperatively operate to synchronize a first stream of display information with a second stream of display information during a switch between the streams of display information. Synchronizing component 30 adjusts transmission timing of display component information from the first stream of display signals 11 and/or the second stream of display signals 12 within a synchronization tolerance. In one embodiment, the synchronization tolerance (e.g., within the vertical blanking period of a display, etc.) is one that permits a transition between the graphics streams without introducing artifacts or glitches. Switching component 40 switches communication of signals to display 50 between the first stream of display signals and the second stream of display signals.

It is appreciated that a variety of techniques are available for synchronizing component 30 to synchronize the signals from the plurality of processors. In one embodiment, synchronizing component 30 introduces timing adjustments to the signals. For example, synchronizing component 30 can introduce an adjustment to the duration of a timing factor (e.g., a vertical blanking interval, horizontal blanking interval, etc.) in one and/or both of the signals so that graphics information or a display characteristic is in within synchronization tolerance or concurrence in time. In one exemplary implementation, adjusting the timing of the signals from the graphics processing units creates a sliding timing window in which alignment of signals from multiple graphics processing units can be realized allowing the transition between the graphics processing units to be completed when the output of the two graphics processing units are aligned. It is appreciated that embodiments can be readily adapted to implement a variety of adjustments (e.g., a delay, increase, quicken, shorten, stall, etc.) to a time duration between the occurrence of various display characteristics (e.g. a frame based characteristic, a line based characteristic, various interrupts, a refresh indication, etc.). It is also appreciated that the timing adjustments can be made over multiple characteristics (e.g., over multiple frames, multiple lines, etc.) and can be incremental adjustments. For example, the amount of adjustment in one frame or line duration can be relatively large (e.g., when relatively far out of sync, etc.) compared to the amount of adjustment in another frame or line duration (e.g., when relatively close to sync, etc.).

It is also appreciated a variety of mechanisms can be utilized to facilitate introduction of the timing adjustment. In one embodiment, NVIDIA Display Power Management Saving (NVDPS) is utilized to facilitate timing adjustments. In one exemplary implementation, adjustment of the horizontal blanking interval is made to effect a lower overall timing base (and refresh rate) without requiring the dot clock and other timing parameters to be completely reprogrammed.

FIG. 1B is block diagram of exemplary computer system 100 in accordance with one embodiment of the present invention. Computer system 100 includes integrated graphics processing unit 110 (iGPU), memory 112, discrete graphics processing unit (dGPU) 120, memory 122, synchronizing detection component 130, switching component 140, and liquid crystal display (LCD) 150. Graphics processing unit 110 (iGPU) and discrete graphics processing unit (dGPU) 120 are communicatively coupled to synchronizing detection component 130 and switching component 140 which is communicatively coupled to liquid crystal display (LCD) 150. Graphics processing unit 110 (iGPU) and discrete graphics processing unit (dGPU) 120 are communicatively coupled to memory 112 and memory 122.

The components of exemplary computer system 100 cooperatively operate to arbitrate control of a display between two graphics controllers. First graphics processing unit iGPU 110 processes graphics information. Second graphics processing unit dGPU 120 processes graphics information. Memory 112 and memory 122 store information, including data and instructions for use by first graphics processing unit iGPU 110 and second graphics processing unit dGPU 120. It is appreciated memory 112 and 122 can include a variety of configurations. For example, memory 112 and memory 122 can be a single memory or plurality of memories, can include random access memory, hard drive media, removable media, flash memory, compact disk, etc. Synchronizing detection component 130 detects synchronization differences in the transmission of display component information from the first graphics processing unit iGPU 110 and the second graphics processing unit dGPU 120. Switching component 140 controls switching between synchronized transmission of display component information from the iGPU 110 and the dGPU 120. Switching component 140 forwards display component signals from the first graphics processing unit and the second graphics processing unit in accordance with a graphics processing unit selection indication. In one embodiment, switching component 140 is a multiplexer. LCD 150 displays presentations (e.g., text, video, graphics, etc.). It is appreciated the display can have a variety of configurations (e.g., integrated, external, etc.).

In one embodiment, synchronizing detection component 130 detects the timing difference between the two graphics processing unit output signals from the graphics processing units. In one embodiment, the synchronizing detection component 130 detects an indication of a corresponding video or display characteristic (e.g., a display synchronization pulse, a horizontal blank interrupt, a vertical blank interrupt, interrupt associated with a refresh, etc.) from multiple graphics processors. The detection of indications of corresponding video or display characteristics are utilized to determine the timing difference between the outputs from the graphics processing units. In one embodiment, the detection of corresponding video or display characteristics occurrences are forwarded for utilization in determining the timing difference between the outputs from the graphics processing units. In one exemplary implementation the detection of the corresponding video or display characteristic occurrences (e.g., blanking interrupts, sync pulses, etc.) are forwarded for utilization by a microcontroller in determining the timing difference between the outputs from the graphics processing units.

In one embodiment, the iGPU 110 includes a microcontroller PMU 111 and the dGPU 120 includes microcontroller PMU 121 that run software and/or firmware that directs adjustments to the timing of a GPU output. In one embodiment, the microcontrollers are on chip and run independently. In one embodiment, a GPU can include a state machine that takes the information and directs adjustments to the timing of a GPU output. In one embodiment, the microcontroller receives the notification of the indications and directs storage of absolute times associated with the occurrence of the respective corresponding video or display characteristics. The microcontroller also determines the timing difference or delta between occurrence of the respective corresponding video or display characteristics. In one exemplary implementation, the microcontroller determines the timing difference or delta between occurrence of the respective corresponding video or display characteristics by subtracting the absolute time associated with the occurrence of a video or display characteristic in the signals from a first graphics processor from the absolute time associated with an occurrence of a corresponding video or display characteristic in the signals from a second graphics processor. In one embodiment the microcontroller operates in accordance with software instructions stored on a computer readable medium.

In one embodiment, the timing difference or delta between occurrences of the respective corresponding video or display characteristics is determined by the synchronizing component 130. In one exemplary implementation, the difference is determined by counting using pixel clocks as a time base and counts the pixel clock pluses. In one exemplary implementation, the count is provided back to a component (e.g. PMU 111, PMU 121, etc.) as a delta between the two signals. The timing difference or delta between occurrences of the respective corresponding video or display characteristics is utilized in determining an adjustment to the stream of display signals. For example, the delta or timing difference information is forwarded to a PMU and software and/or firmware running on the PMU can direct how much timing adjustment (e.g., delay, etc.) to introduce based upon the received delta or count. In one embodiment, the PMU and synchronizing detection component 130 form a synchronizing component (e.g., synchronizing component 30, etc.)

FIG. 2 is an exemplary timing diagram 200 of control signals that are out of sync. The timing diagram 200 includes information that is processed in mGPU and dGPU and fed out as signals m and d. The signals include corresponding graphics information that is out of sync. For example, corresponding first frame m+1 from mGPU and first frame d+1 from dGPU have the same graphic information but are not aligned in time. The same is true for m+1, m+2, m+3, etc. and d+1, d+2, d+3, etc. respectively. If a change is made from mGPU to the dGPU and the out of sync signals are fed onto the display device at the time 201 of the transition in the middle of frame m+3 and d+4 artifacts occur because the portion of frame m+3 and D+4 after 201 are jumbled as an artifact as indicated in the LVDS output.

Conventional attempts at dealing with the artifacts are often very complicated. Conventional LVDS systems do not typically have a readily adaptable gen lock feature where controllers arrive at synchronized timing by sharing sync pulses in which one slaves off the other controller pixel clock. While synchronizing the outputs of multiple graphics processors may be accomplished utilizing a “Gen-Lock” technique that detects a sync signal and alters the timing generators to match, attempting to implement such a gen lock feature in a LVDS system can be very complex. Reprogramming timing generators (e.g., dot clock, PLL, etc.) can be an exhaustive effort involving significant overhead and glitches.

FIG. 3 is an exemplary timing diagram 300 of control signals that are brought into synchronization in accordance with one embodiment of the present invention. The timing diagram 300 includes information that is processed in mGPU and dGPU and fed out as signals m and d. The signals include corresponding graphics information, for example frames m+1, m+2, m+3, etc. have graphic information that corresponds to frames d+1, d+2, d+3, etc. respectively. Initially the LVDS output to the display corresponds to the m output (e.g., from iGPU 110). At time 310 a transition request is initiated to transition between graphics processors (e.g., iGPU 110 to dGPU 120). Synchronizing component 130 determines the m+3 frame in signal m is out of sync with the d+3 frame in signal d and introduces a timing adjustment (e.g., delay, etc.) to the d+3 frame. At time 303 the synchronizing component 130 determines the m+4 frame in signal m and the d+4 frame in signal d are still out of sync and introduces another timing adjustment (e.g., delay, etc.) to the d+4 frame. At time 305 the synchronizing component 130 determines the m+5 frame in signal m and the d+5 frame in signal d are in sync and permits the transition from m output from iGPU to d output from dGPU to be utilized as LVDS output.

While exemplary timing diagram 300 indicates the m and d signals are in sync after time 305 for frames m+5, m+6 and m+7, it is appreciated the iGPU and dGPU can operate independently and the m and d signals can become out sync after the transition at time 305. If the signals do become out of sync and a transition request back to the iGPU is received a similar synchronization of introducing timing adjustments can be implemented to get the signals m and d back in sync for the transition.

With reference back to FIG. 1, it is appreciated computer system 100 can be implemented in a variety of configurations. Integrated graphics processing unit 110 (iGPU) can be integrated in a variety of processing components. In one embodiment integrated graphics processing unit 110 (iGPU) is integrated in a central processing unit (CPU). In one embodiment, a computer system includes a chip set with components (e.g. north bridge, south bridge, etc.) for facilitating communication of information within the system and a variety of peripheral devices (e.g. keyboard, mouse, hard drive, removable data storage device, communication port, etc.) It is also appreciated the component for controlling switching between the first graphics processing unit and the second graphics processing unit can be implemented in a variety of ways.

FIG. 4 is a block diagram of one exemplary implementation of MUX 140 for controlling switching between the first graphics processing unit and the second graphics processing unit. MUX 140 receives graphics signals from iGPU (e.g., iGPU_LVDS 112, etc.) and dGPU (e.g., dGPU_LVDS 122, etc.) and forwards one set of graphics signals (e.g., LVDS 141, etc.) to a panel (e.g., LCD 150) in accordance with selection indication (e.g., DGPU_IGPU#142). In the illustrated example the graphics signals include low voltage differential signals (LVDS). It is appreciated that present invention is readily implemented with graphics signals for other types or displays (e.g., CRT, etc.).

FIG. 5 is a block diagram of exemplary multiple graphics processing method 500 in accordance with one embodiment of the present invention. Multiple graphics processing method 500 facilitates efficient and effective transition of a video stream feed from a first graphics processing unit to a second graphics processing unit. In one embodiment the first graphics processing unit is an internal graphics processing unit and the second graphics processing unit is a discrete or dedicated graphics processing unit.

In block 510 graphics processing is performed on a first graphics processing unit and results of the graphics processing from the first graphics processing unit are forwarded to a display.

In block 520 graphics processing is performed on a second graphics processing unit.

A synchronizing process is performed in block 530 in which graphics signals from the first graphics processing unit are synchronized within acceptable tolerance to graphics signals from the second graphics processing unit. In one embodiment, the synchronization includes adjusting a duration between the occurrences of a display characteristics in at least one of said graphics signals. In one exemplary implementation, a duration of a timing factor (e.g., a blanking interval, etc.) is adjusted in at least one of the graphics signals.

At block 540 a graphics processing unit change over process is performed in which results of the graphics processing from the second graphics processing unit are forwarded to the display instead of the results of the graphics processing from the first graphics.

FIG. 6 is a flow chart of exemplary synchronizing process 600 in accordance with one embodiment of the present invention.

In block 610, a difference in the timing of a corresponding graphics presentation characteristic is determined. In one embodiment, a timing difference is determined between a corresponding graphics presentation characteristic of the graphics information processed on the first processor and graphics information processed on the second processor. In one exemplary implementation the timing occurrence of the corresponding graphics presentation characteristics is determined by a hardware component and the information forwarded to another component which utilizes software and/or firmware to direct determination of a delta between the occurrence timings and a corresponding adjustment to the signals. In another exemplary implementation timing differences are determined by hardware (e.g., a counter, etc.) and the delta information is forwarded to another component which utilizes software and/or firmware to direct a corresponding adjustment to the signals.

In block 620, at least one signal from at least one of the first processor and the second processor is adjusted to synchronize the occurrence of a corresponding graphics presentation characteristic. In one embodiment, signals are adjusted to reduce the timing difference between the corresponding graphics presentation characteristic. It is appreciated the corresponding graphics presentation characteristic can include a variety of characteristics. For example the characteristics can include a frame blanking interval, line blanking interval, etc. It is also appreciated a variety of adjustments can be made. For example, the adjustments can include delaying or speeding up the occurrence or duration of one or more blanking intervals (e.g., a frame blanking interval, vertical blanking interval, a line blanking interval, a horizontal blanking interval, etc.). In one exemplary implementation the adjusting signals can include shortening and/or extending the occurrence or duration of a blanking interval.

FIG. 7 is a flow chart of exemplary synchronizing process 700 in accordance with one embodiment of the present invention.

In block 710 an indication to initiate a switch between graphics processors is received. In one embodiment the indication to initiate a switch between graphics processors is a request to complete a hybrid transition. In one exemplary implementation, the indication also initiates a power up of the second processor if the second processor is not already powered on. For example, the second GPU LVDS display output is enabled (even though not yet forwarded to the display).

In block 720, the vertical blank interrupt is hooked on the first GPU and second GPU.

In block 730, the temporal misalignment is quantified. In one embodiment, the temporal misalignment is quantified prior to making any adjustments. In one exemplary implementation an estimate on how much the timing of the second GPU needs to be altered may be generated and used to determine how much the timing is adjusted in order to quickly achieve synchronization within an acceptable range (e.g., a blanking time, etc.).

In block 740 a timing factor (e.g., the horizontal blanking interval, vertical blanking interval, etc.) on one of the processors is adjusted (e.g., delayed, speeded up, etc.). In one embodiment, adjustment of the timing factor impacts (e.g., slows down, etc.) the overall display rate.

In block 750 a vertical blank indication is received and a corresponding absolute time indication is tracked. In one embodiment, software receives an indication of a vertical blank interrupt and directs retrieval and storage of a corresponding absolute time (e.g., from GPU clock, process clock, system timer, etc.). The difference between absolute times is utilized to determine or quantify the temporal misalignment between the vertical blank interrupts.

In block 760 a determination is a made that the signals from both GPU's align. In one embodiment, the vertical blank interrupts occur at the approximately the same time (e.g. remaining misalignment falls within an acceptable range so the vertical syncs are roughly in the same time). In one exemplary implementation, the horizontal blank extensions are reduced enough to allow horizontal sync alignment to be subsequently achieved using a similar process. In one exemplary implementation, timings are restored so that the second GPU does not necessarily match the first.

In block 770, a switch is made between the processors. In one embodiment a MUX is switched completing the transition of LVDS ownership. In one exemplary implementation, the transition to the second GPU is completed during the vertical blanking interval so as to further reduce artifacts.

It is appreciated that present invention systems and methods can include a variety of implementations. For example, present invention systems and methods or processes can include adjustment to a variety of intervals (e.g., a frame blanking interval, vertical blanking interval, a line blanking interval, a horizontal blanking interval, etc.). It is also appreciated that embodiments of the present invention can be implemented in a variety of configurations including hardware, software, firmware and combinations thereof. For example, a computer readable medium (e.g., memory communicatively coupled to system 10, 100, etc.) with instructions embedded therein can be utilized for directing components (e.g., processors in system 10, 100, etc) participating in present systems, methods or processes (e.g., 500, 600, 700, etc).

In one exemplary implementation, both GPU's start at approximately 62 HZ or a 16 mS vertical sync interval. If initially the second GPU's VBI occurs 8 ms after the first GPU, the second GPU's timings are increased to create a vertical interval of 24 mS (e.g., 16+8) or approximately 41.67 Hz. Then on the next vertical blank the two signals should align. If the misalignment exceeds the timing adjustment ability, a smaller adjustment may be utilized so as to achieve alignment after two or more vertical blanks. Additionally, a smaller alignment may be used (e.g., 23.9 ms) so that as the vertical blank interrupts occur very close, the timing can be further adjusted to optimally bring the Horizontal timings in sync. In one embodiment, the time taken to align the displays is dependent on the amount with which the timing can be accurately aligned and Operating System overhead that may delay processing of the vertical blank interrupts.

In one embodiment, hardware is utilized to detect alignment by electrically monitoring the dGPU and mGPU outputs directly. In this situation the delta D or delta M signal may be produced depending on the direction of the transition. An agent in the GPU such as a microcontroller (e.g., PMU) can respond to the signal and perform the timing adjustment steps described above without the need for driver or operations system control.

It is appreciated that the present change over systems and methods enable each processor to operate independently when not transitioning. In addition, by synchronizing the signals, the present approach facilitates reduction of possible panel control signal excursion, panel failure and possible damage associated with undeterministic timing in signals associated with the transition from one processor to another. For example, during a transition interval the time taken to otherwise re-apply valid timings on the panel interface is affected by driver software response time which is affected by operating system response time and other activities on the system, without the present invention timing could be undeterministic. Operating systems are often not real time, and do not typically have guaranteed latency. Without the present invention, adverse impacts could occur if a system becomes busy right at the middle of the transition exceeding the maximum allowed interval set forth the panel specification.

In one embodiment, precise coordinated control of internal sequencing on both the integrated and discrete graphics processing units is available and the LCD power enable is kept applied while the LVDS signals are modulated. In one exemplary implementation, the mode on the other GPU is set prior to transition as set forth above.

Thus, the present invention facilitates efficient and effective utilization of multiple processors with a display. Each process can start LVDS frame timings at a random point in time and the present processor change over approach facilitates synchronization of the LVDS signals and avoidance of artifacts on the panel. For example, artifacts associated with several frames that could otherwise pass before the panel controller re-syncs to the alternate processor's timing. In addition, main timing characteristics (e.g., dot clock, phase lock loops, etc.) do not need to be disturbed and conventional power panel sequencing is not needed for transitions between the processors.

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents. The listing of steps within method claims do not imply any particular order to performing the steps, unless explicitly stated in the claim.

Claims

1. A graphics processing system comprising: a hardware component for transmitting display component information; a component for adjusting transmission timing of display component information from a first stream of display signals and a second stream of display signals within a synchronization tolerance, wherein said adjusting includes an adjustment to a duration of a timing factor included in a transmission signal of said display component information; wherein a first pixel source provides said first stream of display signals and a second pixel source provides said second stream of display signals, and wherein said transmission timing adjustment comprises: a simulation of a generator locking (genlock) function that is performed independently in relation to a genlock hardware component; and at least one of: sliding a timing alignment of said first pixel source to match a timing alignment of said second pixel source; or sliding said timing alignment of said second pixel source to match said timing alignment of said first pixel source; and a component for switching between said first stream of display signals and said second stream of display signals upon said performance of said transmission timing adjustment; and wherein upon said switching, an independent timing of said first pixel source and said second pixel source is restored.

2. A graphics processing system of claim 1 further comprising: a first graphics processing unit for processing graphics information and outputting said first stream of display signals, anda second graphics processing unit for processing said graphics information and outputting said second stream of display signals.

3. A graphics processing system of claim 2 wherein said component for adjusting transmission of display component information determines a timing difference between a corresponding characteristic of said first stream of display signals and said graphics information.

4. A graphics processing system of claim 3 wherein said timing difference between said corresponding graphics presentation characteristic of said graphics information is a timing difference between corresponding frames of a graphics image.

5. A graphics processing system of claim 3 wherein said timing difference between said corresponding graphics presentation characteristic of said graphics information is a timing difference between corresponding lines of a graphics image.

6. A graphics processing system of claim 2 wherein said component for synchronizing introduces a delay in signals from one of said first graphics processor or said second graphics processor.

7. A graphics processing system of claim 2 wherein said first graphics processing unit is an internal graphics processing unit and said second graphics processing unit is a discrete graphics processing unit.

8. A graphics processing system of claim 1 wherein said component for controlling switching comprises a multiplexer that forwards said first stream of display signals or said second stream of display signals in accordance with a graphics processing unit selection indication.

9. A graphics processing system of claim 1 wherein said component for switching participates in a graphics processing unit change over process comprising changing driving of said first stream of display signals from a first graphics processor to said second stream of display signals from a second graphics processor during a vertical blanking period.

10. A graphics processing method comprising: performing graphics processing on a first graphics processing unit;forwarding results of said graphics processing from said first graphics processing unit to a display;performing graphics processing on a second graphics processing unit;performing a synchronizing process in which graphics signals from said first graphics processing unit are synchronized to graphics signals from said second graphics processing unit, wherein said synchronizing includes adjusting a time duration between the occurrence of a display characteristic in at least one of said graphics signals;wherein said synchronizing process comprises simulating a generator locking (genlock) function, which is performed independently in relation to a genlock hardware component, wherein said synchronizing process slides a timing alignment of said first graphics processing unit to match a timing alignment of said second graphics processing unit or vice versa; andperforming a graphics processing unit change over process in which results of said graphics processing from said second graphics processing unit are forwarded to said display instead of said results of said graphics processing from said first graphic processing unit;wherein upon performance of said graphics processor unit change over process, an independent timing of said first graphics processing unit and an independent timing of said second graphics processing unit are restored.

11. A graphics processing method of claim 10 wherein said first graphics processing unit is an internal graphics processing unit and said second graphics processing unit is a discrete graphics processing unit.

12. A graphics processing method of claim 10 wherein said synchronizing process comprises: determining a timing difference between a corresponding graphics presentation characteristic of said graphics information processed on said first processor and graphics information processed on said second processor; andadjusting signals from at least one of said first processor and said second processor to reduce said timing difference between said corresponding graphics presentation characteristic.

13. A graphics processing unit change over process of claim 10 wherein said adjusting signals includes delaying the occurrence or duration of a blanking interval.

14. A graphics processing unit change over process of claim 10 wherein said adjusting signals includes shortening the occurrence of a blanking interval.

15. A programmable non-transitory computer readable storage medium comprising instructions that are tangibly embedded therein for directing a synchronized graphics processing unit change-over process, wherein the graphics processing unit change-over process comprises the steps of: receiving an indication of timing of a corresponding graphics presentation characteristic of said graphics information processed on a first processor and graphics information processed on a second processor;determining a difference in said timing of a corresponding graphics presentation characteristic; andadjusting a duration of at least one of said corresponding graphics presentation characteristics in at least one signal from at least one of said first processor and said second processor to synchronize said occurrence of said corresponding graphics presentation characteristic;wherein said adjusting a duration comprises simulating a generator locking (genlock) function, which is performed independently in relation to a genlock hardware component, wherein said adjusting slides a timing alignment of said first processor unit to match a timing alignment of said second processor or vice versa; andwherein upon said synchronization, an independent timing of said first pixel source and said second pixel source is restored.

16. A computer readable medium of claim 15 wherein said corresponding graphics presentation characteristic is a frame blanking interval.

17. A computer readable medium of claim 15 wherein said corresponding graphics presentation characteristic is a line blanking interval.

18. A computer readable medium of claim 15 wherein said adjusting includes adjusting a duration of a blanking interval.

19. A computer readable medium of claim 15 wherein said adjusting includes adjusting an occurrence of a frame blanking interval.

20. A computer readable medium of claim 15 wherein said adjusting includes adjustments to a duration of a vertical blanking period, horizontal blanking period or both.