Claims
- 1. A multiprocessor system that utilizes a first data set which is current, and a second data set which is a snapshot of the first data set at a point in time after the first data set has been renewed, to execute instructions corresponding to said first and second data sets in parallel in a plurality of element processors, comprising:
- a master memory, a first slave memory and a second slave memory each initially storing said first data set of values;
- a bus connecting each of said master memory, said first slave memory and said second slave memory to said plurality of element processors;
- means for causing said first slave memory to be in a locked state from said bus such that a renewal of said first data set on said bus is not recorded in said first slave memory, and for maintaining said second slave memory in an unlocked state, wherein said first slave memory stores said second data set and said master memory and said second slave memory each store said first data set;
- means for causing said first slave memory to be in an unlocked state to said bus, and for causing said second slave memory to be in a locked state from said bus, wherein said second slave memory stores said second data and said first slave memory and said master memory each concurrently store said first data set;
- means for alternately providing said first data set in said master memory to said first slave memory and said second slave memory by alternately copying said first data set to one of said first and second slave memories after said one of said first and second slave memories is placed in said unlocked state, such that said master memory and one of said first and second slave memories each have said first data set stored therein; and
- execution means for alternately reading at least a part of said second data set from one of said first slave memory and said second slave memory that is in said locked state, and for executing said part of said second data set corresponding to one of said plurality of element processors.
- 2. The multiprocessor system according to claim 1 wherein said master memory, said first slave memory and said second slave memory each have a dual port structure wherein first ports of said master memory and said first and second slave memories receive said second data set while a second port of either one of said first slave memory and said second slave memory sends at least a part of said second data set to said means for executing.
- 3. The multiprocessor system according to claim 2 wherein said means for alternately providing transfers said first data set from a second port of said master memory to a second port of one of said first slave memory and said second slave memory when said first or second slave memory is placed in the unlocked state.
- 4. The multiprocessor system according to claim 3 wherein said means for alternately providing is a direct memory access control unit which directly transfers said first data set from said bus to said master memory.
- 5. A method for utilizing a first data set which is current, and a second data set which is a snapshot of the first data set at a point in time after the first data set has been renewed, to execute instructions corresponding to said first and second data sets in parallel in a plurality of element processors included in a multiprocessor system, comprising the steps of:
- providing a master memory, a first slave memory and a second slave memory each initially storing said first data set of values;
- providing a bus which connects each of said master memory, said first slave memory and said second slave memory to said plurality of element processors;
- selectively causing said first slave memory to be in a locked state from said bus such that a renewal of said first data set on said bus is not recorded in said first slave memory, and maintaining said second slave memory in an unlocked state, wherein said first slave memory stores said second data set and said master memory and said second slave memory each store said first data set;
- causing said first slave memory to be in an unlocked state to said bus, and causing said second slave memory to be in a locked state from said bus, wherein said second slave memory stores said second data set and said first slave memory and said master memory each concurrently store said first data set;
- alternately providing said first data set in said master memory to said first slave memory and said second slave memory, by alternately copying said first data set to one of said first and second slave memories after said one of said first and second slave memories is placed in said unlocked state, such that said master memory and one of said first and second slave memories each have said first data set stored therein; and
- alternately reading at least a part of said second data set from one of said first slave memory and said second slave memory that is in said locked state, and executing said part of said second data set corresponding to one of said plurality of element processors.
Priority Claims (1)
Number |
Date |
Country |
Kind |
3-233749 |
Aug 1991 |
JPX |
|
Parent Case Info
This is a continuation of application Ser. No. 07/933,457 filed Aug. 21, 1992, now abandoned.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
5179665 |
Roslund et al. |
Jan 1993 |
|
5182797 |
Liang et al. |
Jan 1993 |
|
5249265 |
Liang |
Sep 1993 |
|
Continuations (1)
|
Number |
Date |
Country |
Parent |
933457 |
Aug 1992 |
|