The present invention generally relates to the following U.S. applications, the subject matter of which is hereby incorporated by reference: (1) U.S. patent application entitled Method and Apparatus to force a thread switch in a multithreaded processor, U.S. Ser. No. 08/956,577, filing date Oct. 23, 1997); (2) U.S. patent application entitled Method and Apparatus for Selecting Thread Switch Events in a Multithreaded Processor, U.S. Ser. No., 08/958,716 filing date Oct. 23, 1997); (3) U.S. patent application entitled Forward Progress Guarantee in a Multithreaded Processor, U.S. Ser. No., 08/956,875 filing date Oct. 23, 1997); (4) U.S. patent application entitled Altering Thread Priorities in a Multithreaded Processor, U.S. Ser. No., 08/958,718 filing date Oct. 23, 1997); (5) U.S. patent application entitled Thread Switch Control in a Multithreaded Processor System, U.S. Ser. No., 08/957,002 filing date Oct. 23, 1997); (6) U.S. Ser. No. 08/773,572 filed Dec. 27, 1996 entitled Background Completion of Instruction and Associated Fetch Request in a Multithread Processor; (7) U.S. Ser. No. 08/761,378 filed Dec. 9, 1996 entitled Multi-Entry Fully Associative Transition Cache; (8) U.S. Ser. No. 08/761,380 filed Dec. 9, 1996 entitled Method and Apparatus for Prioritizing and Routing Commands from a Command Source to a Command Sink; (9) U.S. Ser. No. 08/761,379 filed Dec. 9, 1996 entitled Method and Apparatus for Tracking Processing of a Command; and (10) U.S. Ser. No. 08/473,692 filed Jun. 7, 1995 entitled Method and System for Enhanced Multithread Operation in a Data Processing System by Reducing Memory Access Latency Delays now abandoned and continued as Ser. No. 08/906,228.
Number | Name | Date | Kind |
---|---|---|---|
5079725 | Geer et al. | Jan 1992 | |
5148536 | Witek et al. | Sep 1992 | |
5179702 | Spix et al. | Jan 1993 | |
5197138 | Hobbs et al. | Mar 1993 | |
5287508 | Hejna, Jr. et al. | Feb 1994 | |
5339415 | Strout, II et al. | Aug 1994 | |
5353418 | Nikhil et al. | Oct 1994 | |
5357617 | Davis et al. | Oct 1994 | |
5361334 | Cawley | Nov 1994 | |
5361337 | Okin | Nov 1994 | |
5404469 | Chung et al. | Apr 1995 | |
5404521 | Murray | Apr 1995 | |
5430850 | Papadopoulos et al. | Jul 1995 | |
5471593 | Branigin | Nov 1995 | |
5490272 | Mathis et al. | Feb 1996 | |
5499349 | Nikhil et al. | Mar 1996 | |
5515538 | Kleiman | May 1996 | |
5535361 | Hirata et al. | Jul 1996 | |
5574939 | Keckler et al. | Nov 1996 | |
5613114 | Anderson et al. | Mar 1997 | |
5630136 | Davidson et al. | May 1997 | |
5694603 | Reiffin | Dec 1997 | |
5694604 | Reiffin | Dec 1997 | |
5742782 | Ito et al. | Apr 1998 | |
5815727 | Motomura | Sep 1998 | |
5944816 | Dutton et al. | Aug 1999 |
Number | Date | Country |
---|---|---|
2 234 613 | Feb 1991 | GBX |
Entry |
---|
Dongarra, J. J., "A Survey of High Performance Computers", U.S. Government Work, pp. 8-11 (Jan. 10, 1986). |
Eickemeyer, R. J. et al., "Evaluation of Multithreaded Uniprocessors for Commercial Application Environments", ISCA, pp. 203-212 (May 1996). |
Iannucci, R. A., "Two Fundamental Issues in Multiprocessing", Laboratory for Computer Science, Massachusetts Institute of Technology, Proceeding of the DFVLR Conference, pp. 61-88 (Jun. 25-29, 1987). |
Kuck, D. J. et al., "The Burroughs Scientific Processor (BSP)", IEEE Transactions on Computers, C-31(5):363-376 (May 1982). |
Song, P., "Multithreading Comes of Age", Microdesign Resources, pp. 13-18 (Jul. 14, 1997). |
Thekkath, R. et al., "The Effectiveness of Multiple Hardware Contexts", Department of Computer Science and Engineering, FR-35, University of Washington, pp. 328-337 (1994). |
Tomasulo, R. M., "An Efficient Algorithm for Exploring Multiple Arithmetic Units", IBM Journal, pp. 25-33 (Jan. 1967). |
Weber W. et al., "Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results", The 16th Annual International Symposium on Computer Architecture, IEEE Computer Society Press, pp. 272-280 (1989). |
Willis J. et al., "What is Data-driven, Multithreaded Architecture?", IBM, pp. 1-21 (Aug. 24, 1995). |
IBM Technical Disclosure Bulletin, 39(8):113-116 (Aug. 1996). |
U.S. application ser. No. 08/473,692, filed Jun. 7, 1995. |
U.S. application ser. No. 08/675,315, filed Jul. 3, 1996. |
U.S. application ser. No. 08/957,002, filed Oct. 23, 1997. |
U.S. application ser. No. 08/773,572, filed Dec. 27, 1996. |
U.S. application ser. No. 08/761,378, filed Dec. 9, 1996. |
U.S. application ser. No. 08/761,380, filed Dec. 9, 1996. |
U.S. application ser. No. 08/761,379, filed Dec. 9, 1996. |
U.S. application ser. No. 08/958,716, filed Oct. 23, 1997. |
U.S. application ser. No. 08/956,875, filed Oct. 23, 1997. |
U.S. application ser. No. 08/958,718, filed Oct. 23, 1997. |
U.S. application ser. No. 08/956,577, filed Oct. 23, 1997. |