The present disclosure generally relates to the field of electronic circuits and more particularly but not exclusively to a negative capacitance circuit.
Circuits achieving an electric model being equivalent to a negative capacitor are already known in the art, as shown in the following publications.
The document “Using a negative capacitance to increase the tuning range of a varactor diode in MMIC technology”, Svilen Kolev, IEEE Transactions on microwave theory and techniques, December 2001, discloses a first application of such a negative capacitance circuit.
Another application of such a circuit is disclosed in this publication “Generation of negative capacitance in a common gate MESFET stage and application to optical receiver design at microwave frequencies”, Jason D Drew, Wideband circuits, modeling and techniques, IEE colloquium, May 1996.
However, one may notice that such circuits can not be used for high frequencies applications, operating at frequencies beyond 2 Ghz in BiCMOS technology.
An embodiment provides a negative capacitance circuit for high frequencies applications.
An embodiment provides a negative capacitance circuit which is simple to carry out and which can be used for RF filters for mobile telecommunications.
Another embodiment provides a negative capacitance circuit which can be easily combined with filtering circuits based on Bulk Acoustic Wave (B.A.W.) resonators.
An embodiment of a negative capacitance circuit comprises a first input (In+) and a second input (In−).
The circuit of one embodiment further comprises:
The base of the first transistor is coupled to the collector terminal of the second transistor and to said second input (In−). Furthermore, the base of the second transistor is coupled to the collector terminal of the first transistor and to the first input (In+).
The circuit of one embodiment further comprises a capacitor connected between the emitter terminal of the first bipolar transistor and the emitter terminal of the second bipolar transistor, and in addition a linearization resistor being coupled in parallel between the two emitter terminals of the first and the second bipolar transistors.
In one embodiment, the first and said second current sources are based on MOS type transistors.
In one particular embodiment the first and said second diodes are emitter-collector junctions of bipolar transistors.
In one particular embodiment, the negative capacitance circuit is coupled in parallel to a BAW type resonator so as to modify the anti-resonant frequency of that resonator.
Particularly in one embodiment, the circuit comprises a varactor which allows the adjustment of the series resonant frequency of the resonator.
In one embodiment, the capacitance circuit is used for carrying out a Voltage Control Oscillator (V.C.O.).
An embodiment of the invention is well fitted for the realization of RF filters for mobile telecommunications.
Other features of one or more non-limiting and non-exhaustive embodiments of the invention will best be understood by reference to the following detailed description when read in conjunction with the accompanying drawings.
In the following description, numerous specific details are given to provide a thorough understanding of embodiments. One skilled in the relevant art will recognize, however, that the invention can be practiced without one or more of the specific details, or with other methods, components, materials, etc. In other instances, well-known structures, materials, or operations are not shown or described in detail to avoid obscuring aspects of the invention.
Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment. Thus, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
The headings provided herein are for convenience only and do not interpret the scope or meaning of the embodiments.
There is now described one particular embodiment of a circuit comprising an integrated resonator in accordance with the present invention and which is adapted to the realization of a RF receiver which can be used for mobile telecommunications. More specifically, the circuit of one embodiment is associated with an acoustic resonator, such as, for instance, a Bulk Acoustic Wave (B.A.W.) or Surface Acoustic Wave (S.A.W.) resonator for the purpose of realizing highly effective filtering circuits.
With respect to
The voltage of terminals 12 and 14 are respectively designated as V1 and V2 (V2 being supposed to be equal to −V1 in a differential configuration). In addition, one designates Va the voltage of the terminal at the junction between the first source 11 and capacitor 10, and one designates Vb the voltage of the terminal at the junction of the second source 13 and capacitor 10.
The equations ruling the operation of the two controllable current sources 11 and 13 are as follows:
I=gm(V2+Vb)=−gm(V1+Va) for the controlled current source 11, and
I=gm(V1+Va) for controlled current source 13.
The parameter gm is, by definition, the transconductance of the voltage controlled source of bipolar transistors 43 and 48 (in
When considering this electrical equivalent model, the equations of which being illustrated in
Those curves clearly show the behavior of a resistive circuit having a negative capacitance.
This circuit 1B comprises a first and a second branch 2, 3, each being connected between a first reference voltage Vdd and a second reference voltage (Ground).
The first branch 2 comprises, connected in series, a first bias resistor 41, a first diode 42, and then a collector-emitter circuit (the collector-base and base-emitter junctions connected in series) of a first bipolar transistor 43 and a first current source 44.
The second branch 3 comprises, connected in series, a second bias resistor 46, a second diode 47, and then the collector—emitter circuit (i.e., the series of the collector-base and base-emitter junctions) of a second bipolar transistor 48 and then a second current source 49.
The base terminal of first transistor 43 is connected to the collector terminal of the second transistor 48 (corresponding to the input In−). Based on a differential configuration, the base terminal of the second transistor 48 is connected to the collector of the first transistor 43 (corresponding in addition to input In+).
At last, the circuit 1B includes a capacitor 40 having a value C which is connected between the emitter of the first bipolar transistor 43 and the emitter of the second bipolar transistor 48. A linearization resistor Rlin 50 is also connected in parallel between the two emitter terminals of the first and second bipolar transistors.
On may take advantage of bipolar transistors for circuits 43 and 44 since such bipolar transistors provide a high value of transconductance.
Current sources 44 and 49 are bias current sources which respectively cooperate with bias resistors 41 and 46.
In one particular embodiment, diodes 42 and 47 are carried out by using the emitter-collector junction of the bipolar transistors.
In one particular embodiment, these current sources 44 and 49 are carried out by using MOS type transistors. Alternatively, one can use bipolar type transistors.
It should be noticed that the circuit 1B of
On the other hand, when one applies a control voltage on the two inputs terminal In+ and In− which are respectively coupled to the collectors of transistors 43 and 48, one can prevent the oscillation by default of the circuit. In that situation, it has been seen that one emulates the circuit 1A which is illustrated in
As it can be seen in
This gives evidence that a negative capacitor circuit has been actually achieved.
The circuit according to one embodiment of the present invention is likely to be usable in many applications, and is particularly suitable for high frequencies applications.
There is now described how to integrate, and this is a non-limiting example, an embodiment of the invention with a BAW type resonator in order to build a filtering circuit which is tunable. More specifically, one couples the negative capacitor circuit on the two terminals of a BAW resonator so as to modify the anti-resonance frequency of the same.
It will be more particularly described one embodiment including an integrated receiver which is well suited for the realization of a RF receiver usable for mobile telecommunication. Indeed, in mobile telecommunications and particularly in the more recent applications as Wide Code Division Multiplexing Access (WCDMA), one shows the need to perform a very effective filtering process. A new integrated acoustic component will be disclosed which should only be taken as an example for the embodiment of the invention.
An embodiment of the invention provides a very effective and integrated filtering circuit by means of the combination of the negative capacitor circuit with a BAW resonator, the electrical equivalent model of which being illustrated in
Such combination has an effect, in a very surprising and advantageous manner, on the anti-resonance frequency Fp which is moved away from the series frequency so as to take full advantage of that resonance frequency. In this manner, one even achieves to get rid of any additional inductor which is known to occupy a non-negligible surface on the semiconductor chip and which, furthermore, results in the appearance of parasitic anti-resonance frequencies in low frequencies and a decrease of the quality factor of the acoustic filter constituted by the BAW resonator.
More particularly,
Conversely, the same anti-resonance frequency is moved towards the left, as illustrated in
There is thus provided a circuit 5 having multiple different tunable possibilities in accordance with the absolute value of Cneg.
When the absolute value of Cneg is lower than C0+Cm, one observes a shift to the right of the two series and parallel frequencies, as illustrated in
When the absolute value of Cneg is higher than C0+Cm+Cv, one then sees a shift to the left of both series resonance frequency Fs and parallel resonance frequency Fp, as illustrated in
At last, when the absolute value of Cneg is comprised within C0+Cm and C0+Cm+Cv, one notices that the series frequency is moved towards the right whereas the parallel frequency is shifted to the left, as illustrated in
It can thus be seen that, in accordance with the particular values given to the parameters Cneg and Cv, one may achieve a wide tuning of the resonance circuit.
In another embodiment illustrated in
In one embodiment, the variable capacitance Cv—represented by element 54 in the Figure—may be based on a matrix of interconnected capacitors in order to achieve a wide range of tuning. The capacitor 54 can be then controlled by means of a binary word so as to cover the frequency band comprised between the nominal resonance frequency, e.g., for the maximal value of the variable frequency, and the parallel frequency determined by the resulting value of the difference between C0 and Cneg.
As it can be seen in
the resistor 53 connecting the drain terminal of PMOS transistor 54 to the gate.
The size of the transistor is used for determining the level of the compensation of the loss required for maintaining the oscillation.
The various embodiments described above can be combined to provide further embodiments. All of the U.S. patents, U.S. patent application publications, U.S. patent applications, foreign patents, foreign patent applications and non-patent publications referred to in this specification and/or listed in the Application Data Sheet, are incorporated herein by reference, in their entirety. Aspects of the embodiments can be modified, if necessary to employ concepts of the various patents, applications and publications to provide yet further embodiments.
These and other changes can be made to the embodiments in light of the above-detailed description. In general, in the following claims, the terms used should not be construed to limit the claims to the specific embodiments disclosed in the specification, Abstract, and the claims, but should be construed to include all possible embodiments along with the full scope of equivalents to which such claims are entitled. Accordingly, the claims are not limited by the disclosure.
Number | Date | Country | Kind |
---|---|---|---|
06 07343 | Aug 2006 | FR | national |
Number | Name | Date | Kind |
---|---|---|---|
4575690 | Walls et al. | Mar 1986 | A |
5043681 | Tanemura et al. | Aug 1991 | A |
5384501 | Koyama et al. | Jan 1995 | A |
5717363 | Imai et al. | Feb 1998 | A |
5777522 | Rybicki et al. | Jul 1998 | A |
6239664 | Northam | May 2001 | B1 |
6489838 | Tsinker | Dec 2002 | B1 |
6696899 | Ruffieux | Feb 2004 | B2 |
6798304 | Gomez | Sep 2004 | B2 |
7065331 | Korden et al. | Jun 2006 | B2 |
7135940 | Kawakubo et al. | Nov 2006 | B2 |
7274274 | Carpentier | Sep 2007 | B2 |
7345554 | Cathelin et al. | Mar 2008 | B2 |
7423502 | Razafimandimby et al. | Sep 2008 | B2 |
20080088393 | Cathelin et al. | Apr 2008 | A1 |
Number | Date | Country |
---|---|---|
4306512 | Sep 1994 | DE |
1265352 | Dec 2002 | EP |
2864729 | Jul 2005 | FR |
2864733 | Jul 2005 | FR |
10-256830 | Sep 1998 | JP |
Number | Date | Country | |
---|---|---|---|
20080088390 A1 | Apr 2008 | US |