Murray et al., "Asynchronous VLSI Neural Networks Using Pulse-Stream Arithmetic", IEEE Journal of Solid-State Circuits, vol. 23 N. Jun. 3,1988 pp. 689-97. |
Murray, "Pulse Arithmetic in VLSI Neural Networks", IEEE Micro, Dec. 1989, pp. 64-73. |
Ramacher et al., "WSI Architecture of Neurocomputer Module", 1990 International Conference on Wafer-Scale Integration, pp. 124-130. |
Skubiszewski, "A Hardware Emulator for Binary Neural Networks", INNC '90 Paris-International Neural Network Conference, Jul. 9-13/90 pp. 555-558. |
Yasunaga et al., "A Water Scale Integration Neular Network Utilizing Completely Digital Circuits", Proc. UCNN International Joint Conf. on Neural Networks, vol. 2 Jun. 18-22, 1989, pp. II-213-217. |
Yuzo Hirai et al., "Design of a Completely Digital Neuro-Chip", Institute of Information Sciences and Electronics, University of Tsukuba, pp. 89-96. |