Claims
- 1. A noise-isolated I/O buffer, comprising:
- an output terminal;
- feedback means, including a first logic gate and connected to a logic input signal and to said output terminal, for producing a first pair of output signals and a second pair of output signals;
- transient switching circuit means connected to first power and ground voltage sources and responsive to said first pair of output signals for causing a logic level of said output terminal to be switched responsive to a change in said input signal, and for turning off in the absence of a change in said input signal; and
- logic holding circuit means connected to second power and ground voltage sources separate from said first power and ground voltage sources and responsive to said second pair of output signals for causing the logic level of the output terminal to be maintained in the absence of a change in said input signal and for turning off responsive to a change in the input signal;
- wherein said first logic gate is referenced to both one of said first power and ground voltage sources and to one of said second power and ground voltage sources.
- 2. The apparatus of claim 1, wherein said transient switching circuit means comprises first and second transistors having drains connected in common to said output terminal, one of said first and second transistors having a source connected to said first power voltage source and another of said first and second transistors having a source connected to said first ground voltage source.
- 3. The apparatus of claim 2, wherein said feedback means comprises a first inverter having a first voltage threshold connected to said output terminal and producing a first feedback signal and a second inverter having a second voltage threshold connected to said output terminal and producing a second feedback signal.
- 4. The apparatus of claim 3, wherein said first logic gate is connected to said first feedback signal and to said logic input signal and produces one of said first pair of output signals, said one of said first pair of output signals being connected to a gate of said first transistor.
- 5. The apparatus of claim 4, wherein said feedback means comprises a second logic gate connected to said second feedback signal and to said logic input signal and producing another of said first pair of output signals, said another of said first pair of output signals being connected to a gate of said second transistor.
- 6. The apparatus of claim 5, wherein said first logic gate and said second logic gate are of different logic types.
- 7. The apparatus of claim 6, wherein each of said first and second logic gates comprises first and second transistors having drains connected in common to an output terminal of said logic gate, one of said first and second transistors having a source connected to one of said first power voltage source and said first ground voltage source and another of said first and second transistors having a source connected to a corresponding one of said second power voltage source and said second ground voltage source.
- 8. The apparatus of claim 7, wherein within each of said first and second logic gates a substrate of one of said first and second transistors is connected to the source of another of said first and second transistors.
RELATED APPLICATION
This is a continuation-in-part of U.S. application Ser. No. 08/052,442 entitled Noise Isolated I/O Buffer, filed Apr. 23, 1993 now U.S. Pat. No. 5,426,376.
US Referenced Citations (8)
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
52442 |
Apr 1993 |
|