This description relates to a power converter with current sharing control.
In response to two or more switching tank converter (STC) modules being connected in parallel to a load, the output current from one of the STC modules may begin to diverge from the output current from another STC module. For example, one or more of the STC modules may consume a disproportionate or excessive fraction of the load because of the differences in STC resonant output impedance, the differences in tank resonant frequencies, different temperature distributions, and/or the effects of parasitic elements. The unequal distribution of the output currents among connected STC modules may negatively affect the efficiency of the converter, as well as increase the risk of damage to the converter (e.g., damage that may occur when one or more STC modules provides a higher output current than other STC modules).
According to an aspect, a non-regulated power converter includes a plurality of switching tank converter (STC) modules configured to be connected in parallel and to a load. The plurality of STC modules includes a first STC module configured to generate a first output current, and a second STC module configured to generate a second output current. The first STC module includes an output current (OC) measuring circuit configured to measure a value of the first output current, and a dead time (DT) adjustor configured to compare the value of the first output current with a value of a minimum output current provided by the plurality of STC modules. The DT adjustor is configured to adjust a dead time in response to the value of the first output current being greater than the value of the minimum output current.
According to some aspects, the non-regulated power converter includes one or more of the following features (or any combination thereof). The DT adjustor is configured to determine a current share (CS) dead time based on a difference of the minimum output current and the first output current, where the DT adjustor is configured to increase the dead time by the CS dead time. The first STC module includes a STC circuit including one or more resonant capacitors, one or more resonant inductors, and a plurality of switches. The STC module includes a control logic configured to generate one or more control signals to control the plurality of switches such that the updated dead time is inserted at an end of an STC phase or at an end of an STC cycle. The updated dead time is a period of time which the plurality of switches are deactivated. The non-regulated power converter includes a current share (CS) interface connected to the plurality of STC modules, where the CS interface is configured to provide the value of the minimum output current with the plurality of STC modules. The CS interface may include a dedicated analog pin, where a voltage on the dedicated analog pin indicates the value of the minimum output current. The CS interface may include one or more digital communication lines connected between the plurality of STC modules. The DT adjustor is configured to obtain the value of the minimum output current via the CS interface. The first STC module includes a current share (CS) circuitry connected to the CS interface, where the CS circuitry is configured to obtain the value of the minimum output current from the CS interface and update the value of the minimum output current to be the value of the first output current in response to the value of the first output current being less than the value of the minimum output current.
According to an aspect, a non-regulated power converter includes a plurality of switching tank converter (STC) modules configured to be connected in parallel and to a load. The plurality of STC modules includes a first STC module configured to generate a first output current, and a second STC module configured to generate a second output current. The non-regulated power converter includes a current share (CS) interface connected to the plurality of STC modules, where the CS interface is configured to provide a value of a minimum output current with the plurality of STC modules, and the value of the minimum output current is a minimum of the first output current and the second output current. The first STC module is configured to increase a dead time in response to a value of the first output current being greater than the value of the minimum output current.
According to some aspects, the non-regulated power converter includes one or more of the above/below features (or any combination thereof). The first STC module includes a STC circuit including one or more resonant capacitors, one or more resonant inductors, and a plurality of switches. The first STC module may include an output current (OC) measuring circuit configured to measure the value of the first output current, where the OC measuring circuit is coupled to an output node of the STC circuit. The first STC module may include a dead time (DT) adjustor configured to compare the value of the first output current with the value of the minimum output current from the CS interface, where the DT adjustor is configured to increase the dead time in response to the value of the first output current being greater than the value of the minimum output current. The first STC module includes a control logic configured to generate control signals for the plurality of switches such that the adjusted dead time is added at an end of an STC phase or an STC cycle, where the adjusted dead time is a period of time which the plurality of switches are deactivated. The first STC module includes a current share (CS) circuitry connected to the CS interface, where the CS circuitry is configured to obtain the value of the minimum output current from the CS interface and update the value of the minimum output current to be the value of the first output current in response to the value of the first output current being less than the value of the minimum output current. The first STC module is configured to convert an input voltage to a first output voltage during a plurality of STC cycles, where the plurality of STC cycles includes a first STC cycle followed by a second STC cycle, and the first STC module is configured to increase the dead time between the first STC cycle and the second STC cycle. The first STC module is configured to convert an input voltage to a first output voltage during a plurality of STC cycles, where an individual STC cycle includes a plurality of STC phases where each STC phase is configured to generate a different resonant frequency. The first STC module is configured to increase the dead time between temporally adjacent STC phases within the individual STC cycle. The first STC module is configured to determine a current share (CS) dead time based on a difference of the minimum output current and the first output current, where the adjusted dead time includes a default dead time plus the CS dead time. The CS interface includes one or more digital serial communication lines connected to the plurality of STC modules. The CS interface includes a dedicated analog pin, where a voltage on the dedicated analog pin indicates the value of the minimum output current.
According to an aspect, a method for controlling a non-regulated power converter includes measuring, by a first switching tank converter (STC) module connected in parallel with a second STC module, a value of a first output current generated by the first STC module, obtaining, by the first STC module, a value of a minimum output current via a current share (CS) interface, comparing, by the first STC module, the value of the first output current with the value of the minimum output current, determining, by the first STC module, a current share (CS) dead time in response to the value of the first output current being greater than the value of the minimum output current, and increasing, by the first STC module, a dead time associated with STC cycles of the first STC module by the determined CS dead time.
According to some aspects, the method may include one or more of the above/below features. The dead time is inserted at an end of an STC cycle or at an end of an STC phase. The method may include comparing, by the second STC module, a second output current generated by the second STC module with the minimum output current from the CS interface, and updating, by the second STC module, the minimum output current on the CS interface to correspond to the second output current in response to the second output current being less than the minimum output current. The determined CS dead time may be proportional to a difference between the first output current and the minimum output current.
The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features will be apparent from the description and drawings, and from the claims.
The following description provides a non-regulated power converter having a plurality of STC modules configured to be connected in parallel to a load, where each STC module is configured to deliver, over time, substantially the same output current despite differences in STC resonant output impedance, differences in tank resonant frequencies, different temperature distributions, and/or the effects of parasitic elements (e.g., resistance, inductance, or capacitance). As a result, the overall efficiency of the non-regulated power converter may be improved, and the risk of damage to the STC module(s) may be reduced or eliminated.
The non-regulated power converter includes a current share (CS) interface connected to the plurality of STC modules. In some examples, each STC module is configured to communicate with the CS interface to obtain a value of the minimum output current provided by the STC modules. If a first STC module generates a first output current, a second STC module generates a second output current, and a third STC module generates a third output current, the value of the minimum output current is the minimum of the first, second, and third output currents. In some examples, the CS interface includes an analog implementation, where the CS interface is a dedicated analog pin connected to the STC modules, and the analog voltage on the dedicated pin indicates the value of the minimum output current. In some examples, the CS interface includes a digital implementation, where the CS interface is one or more digital (serial or parallel) communication lines between the STC modules, where the value of the minimum output current is digitally exchanged among the STC modules.
Each STC module may include a STC circuit (e.g., including one or more resonant tanks), an output current (OC) measuring circuit, a current share (CS) circuitry, a dead time (DT) adjuster, and a control logic. The STC circuit may include one or more resonant capacitors, one or more resonant inductors, one or more filtering capacitors, and a plurality of switches (e.g., transistors). The switches may be controlled by control signals generated by the control logic. Also, the activation/deactivation of the switches may control the STC phases of an STC cycle of a respective STC module, where each STC phase generates a different resonant frequency in the resonant tank(s). In some examples, a particular STC cycle includes four STC phases, e.g., a first STC phase, a second STC phase, a third STC phase, and a fourth STC phase. In some examples, during an individual STC cycle, the first and third STC phases are activated simultaneously, which is followed by the simultaneous activation of the second and fourth STC phases.
Each STC module may provide (and/or update) the value of the minimum output current on the CS interface. For example, the CS circuitry of a respective STC module may compare the value of its output current to the value of the minimum output current on the CS interface, and, if its output current is less than the minimum output current, the CS circuitry may update the value of the minimum output current with the value of the output current. In some examples, the CS circuitry includes one or more analog components. In some examples, the CS circuitry includes one or more digital components.
Each STC module may obtain the value of the minimum output current from the CS interface and compare the value of the minimum output current with its respective output current. For example, the OC measuring circuit of a respective STC module may measure its average output current. If the value of its respective output current is greater than the value of the minimum output current from the CS interface, the STC module may adjust a dead time during the STC cycles. The dead time may be a period of time when the switches of the STC circuit are deactivated. The DT adjustor of a respective STC module may receive the output current from the OC measuring circuit and the minimum output current from the CS interface and adjust the dead time such that the dead time is increased at the end of an STC phase and/or the end of an STC cycle (e.g., after the deactivation of the first/third STC phases, and/or after the deactivation of the second/fourth STC phases). The control logic may receive the updated dead time, and then generate the appropriate control signals for the switches of the STC circuit such that the updated deadtime is implemented at the end of an STC phase and/or STC cycle. The increase of the dead time may cause a reduction in the output current provided by the stronger STC module so that the output currents provided by the STC modules converge towards each other.
The non-regulated power converter 100 may receive an input voltage (V-IN) and generate an output voltage (VOUT). The non-regulated power converter 100 may also be referred to as an STC converter. The STC converter may not include a voltage feedback loop. The non-regulated power converter 100 may scale down the input voltage (VIN) by a ratio N, where N is an integer number and may depend on the circuit topology of the non-regulated power converter 100 (e.g., the output voltage (VOUT) is VIN/N). For example, if the value of N is four, the output voltage (VOUT) of the non-regulated power converter 100 is VIN/4. However, the value of N may encompass any integer.
As shown in
The first STC module 102-1 may receive the input voltage (VIN) and convert the input voltage (VIN) to a first output voltage (VOUT1) with a first output current (IOUT1). The second STC module 102-2 may receive the input voltage (VIN) and convert the input voltage (VIN) to a second output voltage (VOUT2) with a second output current (IOUT2). The third STC module 102-3 may receive the input voltage (VIN) and convert the input voltage (VIN) to a third output voltage (VOUT3). As further discussed below, the non-regulated power converter 100 may implement an output current control mechanism that enables the output currents (e.g., IOUT1, IOUT2, IOUT3) to be substantially equal to each other. In some examples, the output current control mechanism is activated in response to a current share (CS) enable signal (ENCS).
The details of the first STC module 102-1 are shown with respect to
With respect to a particular STC module, if the output current is greater than the minimum output current (IOUT_MIN), the STC module 102 may adjust the dead time 116 so that currents provided by the STC modules 102 are more equally balanced. In some examples, the dead time 116 is a default dead time 115, but when the value of the output current is greater than the value of the minimum output current (IOUT_MIN), the dead time 116 is updated to include the CS dead time 117 plus the default dead time 115.
When STC modules 102 are connected in parallel to boost current capability, due to the differences in STC resonant output impedance, tank resonant frequency, and/or because of parasitic elements in the non-regulated power converter 100, one or more STC modules 102 may provide current higher than the current provided by other STC modules 102. However, according to the embodiments discussed herein, if a particular STC module 102 is generating an output current greater than the minimum output current (IOUT_MIN), in order to decrease the amount of output current for the stronger STC module 102, the STC module 102 may increase the dead time 116 (e.g., add the CS dead time 117 to the default dead time 115). In some examples, the STC module 102 may increase the dead time 116 at the end of an STC cycle (e.g., between STC cycles) and/or at the end of each STC phase, which may cause the output current to decrease towards the minimum output current (IOUT_MIN) and/or increase the minimum output current (IOUT_MIN) such that all the STC modules 102 provide substantially the same current.
For example, the first STC module 102-1 may receive the value of the minimum output current (IOUT_MIN) via the CS interface 118. In some examples, the value of the minimum output current (IOUT_MIN) is analog data (e.g., within an analog format). In some examples, the value of the minimum output current (IOUT_MIN) is digital data (e.g., within a digital format). The value of the minimum output current (IOUT_MIN) indicates the value of the minimum output current provided by the STC modules 102 (e.g., minimum of the first output current (IOUT1), the second output current (IOUT2), and the third output current (IOUT3)). In other words, the minimum output current (IOUT_MIN) may be the value of the minimum output current supplied to the load 104 by the weakest STC module 102. For example, if the first output current (IOUT1) is 25A, the second output current (IOUT2) is 24A, and the third output current (IOUT3) is 23A, the minimum output current (IOUT_MIN) is 23A (e.g., where the third STC module 102-3 is considered the weakest STC module 102).
The CS interface 118 may be one or more components (e.g., analog and/or digital) configured to share the minimum output current (IOUT_MIN) with each of the STC modules 102. In some examples, the CS interface 118 includes one or more analog components configured to provide the minimum output current (IOUT_MIN) in an analog format to the STC modules 102. In some examples, the CS interface 118 includes a dedicated pin (e.g., an external pin or a pin external to the STC modules 102), where each STC module 102 is connected to the dedicated pin. The voltage level (e.g., analog voltage level) on the dedicated pin may indicate the amount of the minimum output current (IOUT_MIN). In some examples, the first STC module 102-1 may obtain the minimum output current (IOUT_MIN) from the dedicated pin.
In some examples, the CS interface 118 includes one or more digital components configured to provide the minimum output current (IOUT_MIN) in a digital format to the STC modules 102. In some examples, the CS interface 118 includes one or more digital communication lines that share the minimum output current (IOUT_MIN) among the STC modules 102. In some examples, the digital communication line(s) define a digital serial interface. In some examples, the digital communication line(s) define a parallel interface. The first STC module 102-1, the second STC module 102-2, and the third STC module 102-3 may be connected to each other via the digital communication line(s).
In further detail, the first STC module 102-1 may receive the minimum output current (IOUT_MIN) from the third STC module 102-3 via the digital communication line(s), and if the value of the first output current (IOUT1) is less than the value of the minimum output current (IOUT_MIN), the first STC module 102-1 may update the value of the minimum output current (IOUT_MIN) with the value of the first output current (IOUT1). Then, the second STC module 102-2 may receive the minimum output current (IOUT_MIN) from the first STC module 102-1 via the digital communication line(s), and, if the value of the second output current (IOUT2) is less than the value of the minimum output current (IOUT_MIN), the second STC module 102-2 may update the value of the minimum output current (IOUT_MIN) with the value of the second output current (IOUT2). Then, the third STC module 102-3 may receive the minimum output current (IOUT_MIN) from the second STC module 102-2 via the digital communication line(s), and, if the value of the third output current (IOUT3) is less than the value of the minimum output current (IOUT_MIN), the third STC module 102-3 updates the value of the minimum output current (IOUT_MIN) with the value of the third output current (IOUT3), and the process continues as so forth.
As shown in
The first STC module 102-1 includes an output current (OC) measuring circuit 108, a current comparator 110, current share (CS) circuitry 112, a dead time (DT) adjustor 114, and control logic 120. The OC measuring circuit 108 is coupled to the STC circuit 106. In some examples, the OC measuring circuit 108 is coupled to an output node of the STC circuit 106. The OC measuring circuit 108 may measure (or detect) an average of the first output current (IOUT1). The OC measuring circuit 108 may include one or more electrical components configured to obtain the level (or average) of the first output current (IOUT1). In some examples, the OC measuring circuit 108 includes a resistor (e.g., a shunt resistor). In some examples, the OC measuring circuit 108 includes a current sense circuit. For example, the OC measuring circuit 108 may read the drain-to-source voltage of switching transistor(s) connected to the output voltage or ground and generate a signal proportional to the STC output current.
The CS circuitry 112 may be coupled to the OC measuring circuit 108. The CS circuitry 112 may communicate with the CS interface 118 to obtain the value of the minimum output current (IOUT_MIN). In some examples, the CS circuitry 112 may obtain the value of the minimum output current (IOUT_MIN) from a memory device at the CS circuitry 112. In some examples, the CS circuitry 112 may determine whether the first output current (IOUT1) is the minimum output current provided by the STC modules 102, and, if so, may provide the first output current (IOUT1) as the value of the minimum output current (IOUT_MIN) on the CS interface 118. In some examples, the CS circuitry 112 includes one or more analog components such as a comparator and one or more transistors. In some examples, the CS circuitry 112 includes one or more digital components such as one or more digital processors and one or more memory devices that include executable instructions that when executed by the digital processors are configured to evaluate whether the first output current (IOUT1) is greater than the minimum output current (IOUT_MIN), and, depending on the results, provide or update the minimum output current (IOUT_MIN) on the CS interface 118.
The DT adjustor 114 may receive the minimum output current (IOUT_MIN) from the CS interface 118 and the first output current (IOUT1) from the OC measuring circuit 108. The DT adjustor 114 may compare the value of the first output current (IOUT1) with the value of the minimum output current (IOUT_MIN). If the results of the comparison indicate that the value of the first output current (IOUT1) is greater than the value of the minimum output current (IOUT_MIN), the DT adjustor 114 may adjust the dead time 116 to be implemented at the end of the next STC phase or end of the next STC cycle. If the results of the comparison indicate that the value of the first output current (IOUT1) is equal to or less than the value of the minimum output current (IOUT_MIN), the DT adjustor 114 may not adjust the dead time 116.
In some examples, if the value of the first output current (IOUT1) is greater than the value of the minimum output current (IOUT_MIN), the DT adjustor 114 may determine (or compute) the CS dead time 117. The DT adjustor 114 may compute the CS dead time 117 based on the difference between the value of the first output current (IOUT1) and the value of the minimum output current (IOUT_MIN). In some examples, the DT adjustor 114 may compute the CS dead time 117 based on the following equation: CS DT=K*(IOUT1−IOUT_MIN), where the parameter K is a scaling parameter. As such, the value of the CS dead time 117 may be proportional to the difference between the first output current (IOUT1) and the minimum output current (IOUT_MIN) (e.g., the larger the difference, the larger the CS dead time 117). The CS dead time 117 may be an additional period of time, which is added to the default dead time 115. For example, if the value of the first output current (IOUT1) is equal to or less than the value of the minimum output current (IOUT_MIN), the dead time 116 includes only the default dead time 115 (e.g., no adjustment takes place). However, if the value of the first output current (IOUT1) is greater than the value of the minimum output current (IOUT_MIN), the dead time 116 includes the default dead time 115 plus the computed CS dead time 117.
In some examples, the DT adjustor 114 includes an analog circuit having one or more analog components such as an operational transconductance amplifier (OTA) that sinks current from a (dead time) delay ramp. In some examples, the DT adjustor 114 includes comparator(s), transistor(s), capacitor(s), delay(s), and/or other analog components. In some examples, the DT adjustor 114 includes a digital circuit having one or more digital components such as register(s), analog-to-digital converter(s) (ADCs), serial to parallel (S/P) converter(s), parallel to serial (P/S) converter(s), and/or one or more digital processors. In some examples, the DT adjustor 114 includes a combination of one or more analog components and one or more digital components.
The control logic 120 may generate control signals 121 to enable or disable the STC phases of the STC cycles of the first STC module 102-1. In some examples, the control logic 120 (and/or the DT adjustor 114) receives the CS enable signal (ENCS) which activates the current share control mechanism discussed herein. For example, if the CS enable signal (ENCS) is in a first state (e.g., a low state), the current share control mechanism is deactivated, and the dead time 116 includes the fixed value of the default dead time 115. However, if the CS enable signal (ENCS) is in a second state (e.g., a high state), the current share control mechanism is activated, and the dead time 116 may be adjusted to additionally include the CS dead time 117. In some examples, the control signals 121 may activate/deactivate the switches 107 of the STC circuit 106 to control the activation/deactivation of the STC phases. The control logic 120 may be connected to the DT adjustor 114. Also, in some examples, it is noted that some functionality of the DT adjustor 114 may be included in the control logic 120 (or vice versa). The control logic 120 receives the dead time 116 from the DT adjustor 114 and is configured to generate the control signals 121 to control the switches 107 such that the updated dead time 116 is inserted between STC cycles or between STC phases of an STC cycle.
As shown in
In the first STC phase, the switch 224 (Q1), and the switch 232 (Q5) are activated. In the second STC phase, the switch 226 (Q2), the switch 234 (Q6), and the switch 236 (Q7) are activated. In the third STC phase, the switch 228 (Q3), the switch 238 (Q8), and the switch 240 (Q9) are activated. In the fourth STC phase, the switch 230 (Q4) and the switch 242 (Q10) are activated. In some examples, the first STC phase and the third STC phase are simultaneously activated. In some examples, the second STC phase and the fourth STC phase are simultaneously activated.
The resonant frequencies of the STC circuit 206 may be Frequency (Phase 1)=1/(2*pi*sqrt(C1*L1)), Frequency (Phase 2)=1/(2*pi*sqrt((C1*C2/(C1+C2))*L1)), Frequency (Phase 3)=1/(2*pi*sqrt((C3*C2/(C3+C2))*L2)), Frequency (Phase 4)=1/(2*pi*sqrt(C3*L2)). In the example of
An STC cycle includes the activation of the first STC phase and the third STC phase (at the same time) for a first period of time followed by the activation of the second STC phase and the fourth STC phase (at the same time) for a second period of time. In some examples, a dead time (e.g., the dead time 116 of
During the dead time, all switches in the STC circuit 206 are deactivated. In some examples, during the dead time, one or more of the switches in the STC circuit 206 are deactivated (but one or more switches remain activated). For example, the dead time may be inserted to avoid cross conduction and allow current to be properly discharged to OA (to enable zero current switching and/or zero voltage switching, thereby providing high efficiency). Also, in some examples, a dead time (e.g., the dead time 116 of
The CS interface 318 may be a digital serial interface that enables the first STC module 302-1, the second STC module 302-2, and the third STC module 302-3 to communicate in order to share the minimum output current (IOUT_MIN). The CS interface 318 includes one or more digital communication lines 319 connected between the first STC module 302-1, the second STC module 302-2, and the third STC module 302-3. In some examples, the digital communication lines 319 define a digital serial interface that is configured to serially transmit digital data among the STC modules.
With respect to
The second STC module 302-2 may include the CS circuitry 312 and may perform the same operations, which, as shown in
Each STC module (e.g., each STC module 102 of
Each of the first CS circuitry 412-1, the second CS circuitry 412-2, and the third CS circuitry 412-3 is connected to the dedicated analog pin 419. The first CS circuitry 412-1, the second CS circuitry 412-2, or the third CS circuitry 412-3 may update the value of the minimum output current (IOUT_MIN), e.g., the voltage on the dedicated analog pin 419. For instance, if the first output current (IOUT1) is less than the voltage on the dedicated analog pin 419, the first CS circuitry 412-1 may update the voltage on the dedicated analog pin 419 to correspond to (e.g., to be the same with) the voltage of the first output current (IOUT1). If the second output current (IOUT2) is less than the voltage on the dedicated analog pin 419, the second CS circuitry 412-2 may update the voltage on the dedicated analog pin 419 to correspond to (e.g., to be the same with) the voltage of the second output current (IOUT2). If the third output current (IOUT3) is less than the voltage on the dedicated analog pin 419, the third CS circuitry 412-3 may update the voltage on the dedicated analog pin 419 to correspond to (e.g., to be the same with) the voltage of the third output current (IOUT3).
The first CS circuitry 412-1 includes an operational transconductance amplifier (OTA) 456-1 and a transistor 458-1. The OTA 456-1 receives and compares the voltage on the dedicated analog pin 419 with the voltage of a first output current (IOUT1). The output of the OTA 456-1 is connected to a gate of the transistor 458-1. In some examples, the transistor 458-1 is a P-channel transistor. The source of the transistor 458-1 is connected to the dedicated analog pin 419. The drain of the transistor 458-1 may be connected to ground. If the voltage of the first output current (IOUT1) is less than the voltage on the dedicated analog pin 419, the OTA 456-1 may activate the transistor 458-1 so that the voltage of the first output current (IOUT1) is the voltage on the dedicated analog pin 419.
The second CS circuitry 412-2 includes an OTA 456-2 and a transistor 458-2. The OTA 456-2 receives and compares the voltage on the dedicated analog pin 419 with the voltage of a second output current (IOUT2). The output of the OTA 456-2 is connected to a gate of the transistor 458-2. In some examples, the transistor 458-2 is a P-channel transistor. The source of the transistor 458-2 is connected to the dedicated analog pin 419. The drain of the transistor 458-2 may be connected to ground. If the voltage of the second output current (IOUT2) is less than the voltage on the dedicated analog pin 419, the OTA 456-2 may activate the transistor 458-2 so that the voltage of the second output current (IOUT2) is the voltage on the dedicated analog pin 419.
The third CS circuitry 412-3 includes an OTA 456-3 and a transistor 458-3. The OTA 456-3 receives and compares the voltage on the dedicated analog pin 419 with the voltage of a third output current (IOUT3). The output of the OTA 456-3 is connected to a gate of the transistor 458-3. In some examples, the transistor 458-3 is a P-channel transistor. The source of the transistor 458-3 is connected to the dedicated analog pin 419. The drain of the transistor 458-3 may be connected to the ground. If the voltage of the third output current (IOUT3) is less than the voltage on the dedicated analog pin 419, the OTA 456-3 may activate the transistor 458-3 so that the voltage of the third output current (IOUT3) is the voltage on the dedicated analog pin 419.
In operation 502, the first STC module 102-1 may measure the average output current (IOUT1) generated by the first STC module 102-1. In operation 504, the first STC module 102-1 may obtain the value of the minimum output current (IOUT_MIN) via the CS interface 118. In operation 506, the first STC module 102-1 may determine if the CS enable signal (ENCS) is received. If no, in operation 510, the dead time 116 is the default dead time 115. If yes, in operation 508, the first STC module 102-1 determines whether the value of the first output current (IOUT1) is greater than the value of the minimum output current (IOUT_MIN), and the operations return to operation 508 to re-determine (e.g., periodically or continuously) whether the value of the first output current (IOUT1) is greater than the value of the minimum output current (IOUT_MIN). If yes, in operation 512, the first STC module 102-1 computes the CS dead time 117. In some examples, the first STC module 102-1 computes the CS dead time 117 based on the difference between the value of the first output current (IOUT1) and the value of the minimum output current (IOUT_MIN), which is multiple by a parameter K (e.g., K*(IOUT1−IOUT_MIN). In operation 514, the first STC module 102-1 adjusts the dead time 116 by adding the CS dead time 117 to the default dead time 115.
An STC cycle may include the activation of the first and third STC phases followed by the activation of the second and fourth STC phases, which is followed by another STC cycle. As shown in
With respect to a particular STC module, the first STC phase and the third STC phase may be activated simultaneously, and the second STC phase and the fourth STC phase may be activated simultaneously. The control signals 721 are provided to the STC circuit (e.g., the STC circuit 106 of
An STC cycle may include the activation of the first and third STC phases followed by the activation of the second and fourth STC phases, which is followed by another STC cycle. As shown in
With respect to a particular STC module, the first STC phase and the third STC phase may be activated simultaneously, and the second STC phase and the fourth STC phase may be activated simultaneously. The control signals 821 are provided to the STC circuit (e.g., the STC circuit 106 of
An STC cycle may include the activation of the first and third STC phases followed by the activation of the second and fourth STC phases, which is followed by another STC cycle. As shown in
The DT adjustor 914 includes an OTA 976, a transistor 974, a current source 966, a voltage source 962, a transistor 972, a capacitor 970, and a Schmitt trigger 968. The OTA 976 compares the voltage of the minimum output current (IOUT_MIN) (referred to as V(IOUT_MIN)) and the voltage of the first output current (IOUT1) (referred to as V(IOUT_MIN)). The output of the OTA 976 is coupled to the gate of the transistor 974. The drain of the transistor 974 is connected to the current source 966, and the source of the transistor 974 may be coupled to a ground 964. In some examples, the transistor 974 is an N-channel transistor. The current source 966 is connected to the voltage source 962 and is configured to provide a bias current (IBIAS). If V(IOUT_MIN) is greater than V(IOUT_MIN), the OTA 976 activates the transistor 974. The gate of the transistor 972 receives a phase enable signal (ENPHASE_X), the source of the transistor 972 is coupled to the ground 964, and the drain of the transistor 972 is connected to the current source 966. The capacitor 970 is connected to the input of the Schmitt trigger 968 and the ground 964. The input of the Schmitt trigger 968 is connected to the current source 966 and the capacitor 970. The output of the Schmitt trigger 968 is a next phase enable signal (ENPHASE_X+1), which is delayed by the CS dead time.
The output of the Schmitt trigger 968 may transition to a logic high state in response to the voltage on the capacitor 970 reaching a certain Schmitt trigger threshold VTH. The time from when the voltage on the capacitor 970 reaches the Schmitt trigger threshold VTH may be DT=C*VTH/ICHARGE, and ICHARGE=(IBIAS−ICURRENT_SHARING). The current ICURRENT_SHARING is the current sinked by the transistor 974, which is K*(V(IOUT1)−V(IOUT_MIN)) when V(IOUT1) is higher than V(IOUT_MIN). Therefore, DTCS (current sense deadtime)=C*VTH/(IBIAS−K*(V(IOUT1)−V(IOUT_MIN)). This DT value may increase in response to the V(IOUT1) being different from V(IOUT_MIN). Also, no changes may occur on the DT in response to the V(IOUT1) being less than V(IOUT_MIN). In this case, the DT is the default, which is DTDEFAULT=C*VTH/(IBIAS). This timing may start in response to the signal ENPHASE_X transitioning to a logic low state, where the capacitor 970 is enabled to be charged because the transistor 972 is deactivated (e.g., turned-off), and the DT adjustor 914 can generate the enable signal (ENPHASE_X+1) for the next STC phase.
The DT adjustor 1014 includes a parallel to serial (P/S) converter 1082, a serial to parallel (S/P) converter 1084, a first register 1088, an analog-to-digital converter (ADC) 1086, a second register 1090, a digital processor 1092, and a phase generator 1094. The S/P converter 1084 may receive the value of the minimum output current (IOUT_MIN) via the CS interface (e.g., the digital communication line(s) 319 of
The ADC 1086 may receive the first output current (IOUT1) which is an analog format. For example, the ADC 1086 may be connected to the OC measuring circuit (e.g., the OC measuring circuit 108 of
The digital processor 1092 reads the digital value of the minimum output current (IOUT_MIN) from the first register 1088 and the digital value of the first output current (IOUT1) from the second register 1090, and, in operation 901, subtracts the value of the first output current (IOUT1) from the value of the minimum output current (IOUT_MIN) to obtain a result (e.g., error value). In operation 1093, the digital processor 1092 determines whether the result (e.g., the error value) is above a threshold (e.g., zero). If yes, in operation 1095, the digital processor 1092 updates the value of the minimum output current (IOUT_MIN) to be the value of the first output current (IOUT1), which is provided to the P/S converter 1082 to change the information to the serial format to be placed on the CS interface (e.g., the digital communication line(s)). Also, if yes, in operation 1097, the digital processor 1092 computes the dead time. For example, the digital processor 1092 computes the dead time (DT) as the default dead time plus the CS dead time. The CS dead time is the difference of IOUT1 and IOUT_MIN, multiplied by the parameter K. The computed deadtime is provided to the phase generator 1094. If no, the digital processor 1092 determines the dead time as the default dead time, which is provided to the phase generator 1094.
In some examples, the phase generator 1094 is included as part of the DT adjustor 1014. In some examples, the phase generator 1094 is included as part of the control logic (e.g., the control logic 120 of
While certain features of the described implementations have been illustrated as described herein, many modifications, substitutions, changes and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the scope of the embodiments. It should be understood that they have been presented by way of example only, not limitation, and various changes in form and details may be made. Any portion of the apparatus and/or methods described herein may be combined in any combination, except mutually exclusive combinations. The embodiments described herein can include various combinations and/or sub-combinations of the functions, components and/or features of the different embodiments described.
This application claims priority to and is a continuation of U.S. patent application Ser. No. 16/714,158, filed Dec. 13, 2019, now U.S. Pat. No. 11,165,335, which is incorporated herein by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
7277305 | Young et al. | Oct 2007 | B2 |
9124180 | Lee et al. | Sep 2015 | B2 |
9917517 | Jiang et al. | Mar 2018 | B1 |
20050286277 | Kein | Dec 2005 | A1 |
20080298093 | Jin et al. | Dec 2008 | A1 |
20140117878 | Prodic | May 2014 | A1 |
20190199197 | Hamada et al. | Jun 2019 | A1 |
Number | Date | Country |
---|---|---|
202017105332 | May 2018 | DE |
0435460 | Jul 1991 | EP |
201842724 | Dec 2018 | TW |
2014152415 | Sep 2014 | WO |
Entry |
---|
German Search Report for German Application No. 102020132860.5, dated Nov. 18, 2021, 8 pages. |
Number | Date | Country | |
---|---|---|---|
20220045604 A1 | Feb 2022 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16714158 | Dec 2019 | US |
Child | 17450921 | US |