The present disclosure relates generally to integrated circuits, and more particularly to a method and apparatus to drive non-resistive loads.
A conventional load driver circuit may include an operational amplifier (Op-Amp) and a Metal-Oxide-Semiconductor (MOS) power transistor. The MOS power transistor defines a current path from its drain to its source upon receiving an appropriate drive signal at its gate. The gate of the MOS power transistor may be connected to an output of the Op-Amp that includes an inverting input and a non-inverting input. The inverting input of the Op-Amp may be connected to the source of the MOS power transistor via a feedback path. A load may be connected to the source or the drain of the MOS power transistor.
This conventional load driver circuit works well for driving resistive loads. However, there are several limitations when using this circuit to drive non-resistive loads, including capacitive loads, e.g., a liquid crystal display (LCD) panel, and inductive loads. For example, the conventional load driver circuit may become less stable when driving a non-resistive load, which in turn makes it difficult to drive rail-to-rail voltages to an output of the conventional load driver circuit. Additionally, the conventional load driver circuit may be less resilient to load variations. Any load variation may cause the circuit to become less stable. One solution may be to include capacitors in the feedback path of the conventional load driver circuit. But this solution increases the number of components in the conventional load driver circuit, thus increasing cost.
A device includes a voltage generator to generate an input voltage; a first circuit to drive a voltage associated with a load to a threshold voltage level; and a second circuit to adjust the voltage associated with the load to approximate the input voltage, and to compensate the voltage associated with the load, such that the voltage associated with the load is maintained at a substantially constant level. The device further includes a control logic having a control signal generator to generate signals to select between the first circuit and the second circuit.
A method includes providing an input voltage; driving a voltage associated with a load to a threshold level during a high-drive mode; adjusting the voltage associated with the load to approximate the input voltage during a low-drive mode; compensating the voltage associated with the load during the low-drive mode, such that the voltage associated with the load is maintained at a substantially constant level. The method further includes generating control signals to select between a high-drive mode and a low-drive mode.
The foregoing and other objects, advantages and features will become more readily apparent by reference to the following detailed description in conjunction with the accompanying drawings.
Referring to
In some embodiments, the non-resistive load driver 100 may operate in a high-drive mode and a low-drive mode to drive rail-to-rail voltages at an output of the non-resistive load driver 100. The control logic 30 may determine the appropriate operation mode for the non-resistive load driver 100 according to the voltage level associated with load 38. During the high-drive mode, the high-drive circuit 300 may be selected to actively drive a voltage level associated with the load 38 to a threshold voltage level. The threshold voltage level may offset the input voltage Vin by a small amount. The threshold voltage level may be programmable or fixed. The non-resistive load driver 100 may switch to a low-drive mode in which the low-drive circuit 350 is activated. During the low-drive mode, the low-drive circuit 350 may modify the output voltage of the non-resistive load driver 100, i.e., voltage level associated with the load 38, to approximate the input voltage Vin. In addition, during the low-drive mode, the low-drive circuit 350 may compensate any leakage associated with the load 38 to maintain a constant voltage level at the load 38. In some embodiments, the low-drive mode may remain active during the high-drive mode to ensure a smooth transition from the high-drive mode to the low-drive mode. The low-drive circuit 350 consumes less current than the high-drive circuit 300, thereby reducing power consumption.
When driving an LCD panel, the non-resistive load driver 100 may cease to drive the LCD panel, or switch to a no-drive mode, after the output voltage of the non-resistive load driver 100 reaches a desired level. In the no-drive mode, both the high-drive circuit 300 and the low-drive circuit 350 may be turned off, thereby reducing power consumption. In addition, the voltage generator 37 may be turned-off to further reduce power consumption. When driving non-capacitive loads, such as inductive loads, the low-drive circuit 350 may remain turned on to ensure a smooth transition from the high-drive mode to the low-drive mode and to maintain an appropriate voltage level at the output of the non-resistive load driver 100.
The control logic 30 may provide appropriate control signals to the non-resistive load driver 100 to indicate which mode of operation, e.g., the high-drive mode, the low-drive mode, or the no-drive mode, may be used for driving a non-resistive load. The timing associated with each of these modes may be programmable for a dynamic switching between the modes or fixed depending on the voltage level at the load 38. In some embodiments, the non-resistive load driver 100 may be implemented using two or more discrete drivers, such as a high-drive circuit 300 and a low-drive circuit 350, while in other embodiments, the non-resistive load driver 100 may be implemented using a single driver with two or more operational modes controllable by a bias current.
In some embodiments, the low-drive circuit 350 may include an amplifier with chopper-offset cancellation technique that switches among input, output, and some internal nodes of the non-resistive load driver 100 to cancel out any offset voltages. A chopping frequency associated with the chopper-offset cancellation technique may be programmable when using the amplifier with chopper-offset cancellation technique to drive non-resistive loads.
The above-described non-resistive load driver 100 includes a high-drive circuit 300 and a low-drive circuit 350 that allows for rail-to-rail output voltage drive capability while maintaining a constant output voltage, when driving non-resistive loads. The non-resistive load driver 100 does not require additional capacitors to keep the circuit stable, thereby consuming less chip space. These external capacitors are typically required by the conventional load driver circuits to support large transient current flows. Additionally, the non-resistive load driver 100 consumes less power when driving non-resistive loads.
The non-resistive load driver 100 may operate in a high-drive mode such that the high-drive circuit 300 is selected to drive a load voltage to a value within the voltage window (Vin−ΔV, Vin+ΔV). The load voltage may offset the input voltage Vin by a small amount ΔV. The non-resistive load driver 100 may also operate in a low-drive mode. In one embodiment, the high-drive circuit may automatically turn off itself after charging the load voltage to a certain threshold level, while the low-drive mode may be automatically and dynamically turned on/off to compensate and stabilize the load voltage, such that the load voltage is maintained substantially at a constant voltage level. During the low-drive mode, the low-drive circuit 350 is selected to modify the load voltage to approximate the input voltage Vin, such as by canceling any offset voltages associated with the load voltage. In addition, the low-drive circuit 350 may also compensate any leakage associated with the load 38 to provide a constant output voltage. The low-drive circuit 350 consumes less current than the high-drive circuit 300, thus reducing power consumption. When driving capacitive loads, the non-resistive load driver 100 may switch to a no-drive mode after the load voltage reaches a desired level. During the no-drive mode, the high-drive circuit 300, the low-drive circuit 350, and the voltage generator 37, may be turned off to reduce power consumption.
Vin represents an input voltage to the high-drive circuit 300. The input voltage Vin may be generated from the voltage generator 37 of
The comparator 52 compares the value of the input voltage minus the offset voltage or Vin−ΔV with the load voltage Vload. In some embodiments, the comparator 52 outputs a “1” when Vin−ΔV is less than the load voltage Vload, thus directing the switch 56 to be turned off. Otherwise, the comparator 52 outputs a “0” when Vin−ΔV is greater than the load voltage Vload, thus directing the switch 56 to be turned on.
The Comparator 54 compares the value of the input voltage plus the offset voltage or Vin+ΔV with the load voltage Vload. When the load voltage Vload is less than Vin+ΔV, the switch 58 is turned off. Otherwise, when the load voltage Vload is greater than Vin+ΔV, the switch 58 is turned on.
When the switch 56 is on and the switch 58 is off, a large bias current may flow from the current source 60 to the load 64 to charge the load 64 until the load voltage Vload reaches a value within the window (Vin−ΔV, Vin+ΔV). Once the load voltage Vload is charged to a value within the window (Vin−ΔV, Vin+ΔV), both switches 56 and 58 may be off. When both switches 56 and 58 are off, the high-drive circuit 300 may be turned off to cease to drive the load 64. The low-drive circuit 350 may then be activated to modify or adjust the load voltage Vload to approximate the input voltage Vin and to compensate any leakage associated to the load 64 and to stabilize the load voltage Vload at a substantially constant level.
On the other hand, when the switch 56 is off and the switch 58 is on, a large bias current may flow from the load 64 to the current source 62 to discharge the load 64 until the load voltage Vload reaches a value within the window (Vin−ΔV, Vin+ΔV). Once the load voltage Vload is discharged to a value within the window (Vin−ΔV, Vin+ΔV), both switches 56 and 58 may be off. When both switches 56 and 58 are off, the high-drive circuit 300 may be turned off to cease to drive the load 64. The low-drive circuit 350 may then be activated to modify or adjust the load voltage Vload to approximate the input voltage Vin and to compensate any leakage associated to the load 64 and to stabilize the load voltage Vload at a substantially constant level.
Embodiments of the invention relate to a method and apparatus to drive non-resistive loads. The non-resistive load driver may include two or more drivers, such as a high-drive circuit 300 and a low-drive circuit 350, to drive rail-to-rail output voltages and to stabilize output voltages at a substantially constant level. The high-drive circuit may drive the output voltage of the non-resistive load driver to a threshold level, whereas the low-drive circuit may modify the output voltage of the non-resistive load driver to approximate an input voltage of the non-resistive load driver, and stabilize the output voltage of the non-resistive load driver at a substantially constant level. The low-drive circuit consumes less current than the high-drive circuit. The non-resistive load driver consumes less power and use less chip space. The non-resistive load driver may drive one of a capacitive load, an inductive load, or a partially-resistive load.
Further modifications and alternative embodiments of this invention will be apparent to those skilled in the art in view of this description. For example, the non-resistive load driver 100 may be implemented using a single driver with multiple modes, such as a low-drive mode and a high-drive mode, by changing a bias current of the non-resistive load driver 100 between a high current mode and a low current mode. Accordingly, this description is to be construed as illustrative only and is for the purpose of teaching those skilled in the art the manner of carrying out the invention. Various changes may be made in the shape, size and arrangement and types of components or devices. For example, equivalent elements or materials may be substituted for those illustrated and described herein, and certain features of the invention may be utilized independently of the use of other features, all as would be apparent to one skilled in the art after having the benefit of this description of the invention. Alternative embodiments are contemplated and are within the spirit and scope of the following claims.
This application claims the benefit of U.S. Provisional Application No. 60/912,577, filed Apr. 18, 2007, which is incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4061987 | Nagahama | Dec 1977 | A |
4242604 | Smith | Dec 1980 | A |
4272760 | Prazak et al. | Jun 1981 | A |
4344067 | Lee | Aug 1982 | A |
4684824 | Moberg | Aug 1987 | A |
4689581 | Talbot | Aug 1987 | A |
4689740 | Moelands et al. | Aug 1987 | A |
4692718 | Roza et al. | Sep 1987 | A |
4692760 | Unno et al. | Sep 1987 | A |
4736123 | Miyazawa et al. | Apr 1988 | A |
4797580 | Sunter | Jan 1989 | A |
4839636 | Zeiss | Jun 1989 | A |
4855683 | Troudet et al. | Aug 1989 | A |
4868525 | Dias | Sep 1989 | A |
4882549 | Galani et al. | Nov 1989 | A |
4947169 | Smith et al. | Aug 1990 | A |
4980653 | Shepherd | Dec 1990 | A |
4988983 | Wehrer | Jan 1991 | A |
5019729 | Kimura et al. | May 1991 | A |
5036300 | Nicolai | Jul 1991 | A |
5073757 | George | Dec 1991 | A |
5095280 | Wunner et al. | Mar 1992 | A |
5111081 | Atallah | May 1992 | A |
5140197 | Grider | Aug 1992 | A |
5142247 | Lada, Jr. et al. | Aug 1992 | A |
5144254 | Wilke | Sep 1992 | A |
5150079 | Williams et al. | Sep 1992 | A |
5175884 | Suarez | Dec 1992 | A |
5200751 | Smith | Apr 1993 | A |
5268599 | Matsui | Dec 1993 | A |
5289138 | Wang | Feb 1994 | A |
5304955 | Atriss et al. | Apr 1994 | A |
5319370 | Signore et al. | Jun 1994 | A |
5321319 | Mahmood | Jun 1994 | A |
5345195 | Cordoba et al. | Sep 1994 | A |
5349544 | Wright et al. | Sep 1994 | A |
5355033 | Jang | Oct 1994 | A |
5381116 | Nuckolls et al. | Jan 1995 | A |
5408191 | Han et al. | Apr 1995 | A |
5420543 | Lundberg et al. | May 1995 | A |
5428319 | Marvin et al. | Jun 1995 | A |
5432665 | Hopkins | Jul 1995 | A |
5440305 | Signore et al. | Aug 1995 | A |
5446867 | Young et al. | Aug 1995 | A |
5451912 | Torode | Sep 1995 | A |
5473285 | Nuckolls et al. | Dec 1995 | A |
5481179 | Keeth | Jan 1996 | A |
5495205 | Parker et al. | Feb 1996 | A |
5506875 | Nuckolls et al. | Apr 1996 | A |
5511100 | Lundberg et al. | Apr 1996 | A |
5525933 | Matsuki et al. | Jun 1996 | A |
5546433 | Tran et al. | Aug 1996 | A |
5552748 | O'Shaughnessy | Sep 1996 | A |
5554942 | Herr et al. | Sep 1996 | A |
5559502 | Schutte | Sep 1996 | A |
5563553 | Jackson | Oct 1996 | A |
5565819 | Cooper | Oct 1996 | A |
5583501 | Henrion et al. | Dec 1996 | A |
5589783 | McClure | Dec 1996 | A |
5594612 | Henrion | Jan 1997 | A |
5604466 | Dreps et al. | Feb 1997 | A |
5608770 | Noguchi et al. | Mar 1997 | A |
5610550 | Furutani | Mar 1997 | A |
5610955 | Bland | Mar 1997 | A |
5614869 | Bland | Mar 1997 | A |
5644254 | Boudry | Jul 1997 | A |
5666118 | Gersbach | Sep 1997 | A |
5668506 | Watanabe et al. | Sep 1997 | A |
5670915 | Cooper et al. | Sep 1997 | A |
5673004 | Park | Sep 1997 | A |
5675813 | Holmdahl | Oct 1997 | A |
5682049 | Nguyen | Oct 1997 | A |
5684434 | Mann et al. | Nov 1997 | A |
5686863 | Whiteside | Nov 1997 | A |
5689196 | Schutte | Nov 1997 | A |
5699024 | Manlove et al. | Dec 1997 | A |
5703537 | Bland et al. | Dec 1997 | A |
5703540 | Gazda et al. | Dec 1997 | A |
5726597 | Petty et al. | Mar 1998 | A |
5729165 | Lou et al. | Mar 1998 | A |
5796312 | Hull et al. | Aug 1998 | A |
5805909 | Diewald | Sep 1998 | A |
5818370 | Sooch et al. | Oct 1998 | A |
5825317 | Anderson et al. | Oct 1998 | A |
5845151 | Story et al. | Dec 1998 | A |
5870004 | Lu | Feb 1999 | A |
5870345 | Stecker | Feb 1999 | A |
5872464 | Gradinariu | Feb 1999 | A |
5877656 | Mann et al. | Mar 1999 | A |
5898345 | Namura et al. | Apr 1999 | A |
5949408 | Kang et al. | Sep 1999 | A |
6040707 | Young et al. | Mar 2000 | A |
6157266 | Tsai et al. | Dec 2000 | A |
6191660 | Mar et al. | Feb 2001 | B1 |
6199969 | Haflinger et al. | Mar 2001 | B1 |
6211739 | Synder et al. | Apr 2001 | B1 |
6215835 | Kyles | Apr 2001 | B1 |
6219736 | Klingman | Apr 2001 | B1 |
6225992 | Hsu et al. | May 2001 | B1 |
6266715 | Loyer et al. | Jul 2001 | B1 |
6294962 | Mar | Sep 2001 | B1 |
6297705 | Williams et al. | Oct 2001 | B1 |
6357011 | Gilbert | Mar 2002 | B2 |
6407641 | Williams et al. | Jun 2002 | B1 |
6433645 | Mann et al. | Aug 2002 | B1 |
6466036 | Philipp | Oct 2002 | B1 |
6515551 | Mar et al. | Feb 2003 | B1 |
6525616 | Williams et al. | Feb 2003 | B1 |
6646514 | Sutliff et al. | Nov 2003 | B2 |
6708233 | Fuller et al. | Mar 2004 | B1 |
6708247 | Barret et al. | Mar 2004 | B1 |
6742076 | Wang et al. | May 2004 | B2 |
6753739 | Mar et al. | Jun 2004 | B1 |
6807109 | Tomishima | Oct 2004 | B2 |
6922063 | Heger | Jul 2005 | B2 |
6946920 | Williams et al. | Sep 2005 | B1 |
6960953 | Ichihara | Nov 2005 | B2 |
6961665 | Slezak | Nov 2005 | B2 |
7170257 | Oh | Jan 2007 | B2 |
7212183 | Tobita | May 2007 | B2 |
7276977 | Self | Oct 2007 | B2 |
7375593 | Self | May 2008 | B2 |
7439777 | Wood | Oct 2008 | B2 |
7446747 | Youngblood et al. | Nov 2008 | B2 |
7600156 | Thornley et al. | Oct 2009 | B2 |
7631111 | Monks et al. | Dec 2009 | B2 |
20030122734 | Chien et al. | Jul 2003 | A1 |
20040070559 | Liang | Apr 2004 | A1 |
20040189573 | Lee et al. | Sep 2004 | A1 |
20060033474 | Shum | Feb 2006 | A1 |
20060244739 | Tsai | Nov 2006 | A1 |
20070029975 | Martin et al. | Feb 2007 | A1 |
20080258740 | Wright et al. | Oct 2008 | A1 |
20080258797 | Wright et al. | Oct 2008 | A1 |
20080259017 | Wright et al. | Oct 2008 | A1 |
20080259065 | Wright et al. | Oct 2008 | A1 |
20080259070 | Snyder et al. | Oct 2008 | A1 |
20080263243 | Wright et al. | Oct 2008 | A1 |
20080263260 | Snyder et al. | Oct 2008 | A1 |
Number | Date | Country |
---|---|---|
1625506 | Feb 2006 | EP |
287113 | Nov 1988 | JP |
291161 | Nov 1990 | JP |
297223 | Dec 1991 | JP |
WO 8906456 | Jul 1989 | WO |
PCTUS9617305 | Jun 1996 | WO |
WO 9736230 | Oct 1997 | WO |
PCTUS9834376 | Aug 1998 | WO |
PCTUS9909712 | Feb 1999 | WO |
Number | Date | Country | |
---|---|---|---|
20080258797 A1 | Oct 2008 | US |
Number | Date | Country | |
---|---|---|---|
60912577 | Apr 2007 | US |