Abhijit Ghosh, Srinivas Devadas and A. Richard Newton, "Sequential Test Generation and Synthesis for Testability at the Register-Transfer and Logic Levels", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 5, May 1993, pp. 579-598. |
Tushar Gheewala, "CrossCheck: A Cell Based VLSI Testablity Solution", in Proc. Design Automation Conference, Paper 41.1, pp. 706-709, 1989. |
V. Chickermane et al, "Non-Scan Design-for-Testability Techniques for Sequential Circuits", in Proc. Design Automation Conference, pp. 236-241, Jun. 1993. |
Tien-Chien Lee et al, "Behavioral Synthesis for Easy Testability in Data Path Allocation", Proc. of the Int'l Conf. on Computer Design 1992, pp. 29-32. |
Tien-Chien Lee et al, "Behavorial Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments", proc. of Design Automation Conference, pp. 292-297, 1993. |
Subhrajit Bhattacharya et al, "Transformations and Resynthesis for Testability of RT-Level Control-Data Path Specifications", in IEEE Trans. on VLSI Systems, vol. 1, No. 3, Sep. 1993, pp. 304-318. |
Vivek Chickermane et al., "Design for Testability Using Architectural Descriptions", in Proc. of the Int'l Test Conf. Paper 35.3, pp. 752-761, Nov. 1992. |
Vivek Chickermane et al, "A Comparative Study of Design for Testability Methods Using High-Level and Gate-Level Descriptions", Proc. of Int'l Conf. on Computer-Aided Design, pp. 620-624, Nov. 1992. |
Johnannes Steensma et al, "Partial Scan at the Register-Transfer Level", in Proc. Int'l Test Conf. 1993, pp. 488-497, Oct. 1993. |
Haidar Harmanani et al, "An Improved Method for RTL Synthesis with Testability Tradeoffs", in Proc. of the Int'l Conf. on Computer-Aided Design, pp. 30-35, Nov. 1993. |
Thomas Niermann et al, "HITEC: A Test Generation Package for Sequential Circuits", in Proc. EDAC, pp. 214-218, 1991. |
D. H. Lee et al, "On Determining Scan Filp-Flops in Partial-Scan Designs", in Proc. IEEE 1990, pp. 322-325. |
Susheel J. Chandra et al, "ATPG Based on a Noval Grid-Addressable Latch Element", Proc. IEEE Design Automation Conf. Paper 18.3, pp. 282-286. 1991. |
Vivek Chickermane et al "An Optimization Based Approach to the Partial Scan Design Problem," 1990 Int'l Test Conference, Paper 19.2 pp. 377-386. |