Normalization of head driver current for solid ink jet printhead

Abstract

Circuitry for providing a method (semi-analog) for normalization procedure of the Head Driver ASIC is disclosed. The circuitry utilizes current DAC's (Digital-to-Analog Converts) to adjust the amplitudes of the voltages across piezo-electric elements, based on predetermined normalization (calibration) data which are stored in separate latches (a different normalization data for each individual transducer). The transducers all receive their respective calibrated voltage values all at the same time by varying the current slope delivered to each. This method provides more simplicity and more accuracy for normalization procedure and results in better performance then using digital circuitry and digital counters.

Description

BACKGROUND OF THE INVENTION

[0002] On Ink Jet Print Heads Piezo-electric transducers are used to eject ink drops. Positive and negative voltages in particular waveforms are required for this purpose: the positive voltage to fill the orifices with the ink and the negative voltage to eject the ink drops. The shapes of such waveforms are determined by the type of the ink and the specific characteristics of the print heads. A Head Drive ASIC (HDA) is used to provide such waveforms. The amplitude of the output voltage across each transducer on the print head must be individually adjusted to compensate for sensitivity variations of different piezo-electric elements on the print heads. This is called “normalization” or “calibration”. In present Head Driver ASIC design, a digital method is used for normalization procedure. An alternate method can simplify the circuitry and improve the normalization accuracy.

[0003] A simplified block diagram of the circuitry used in prior art Head Driver ASIC and related signal waveforms are shown in FIGS. 1 and 2 respectively. VPP 10 and VSS 12 are the positive and the negative power supplies with voltages in particular shapes as shown. The piezo-electric transducer has a capacitive load and is shown by a capacitor Cpz 14. Two switches, switch S1 16 and switch S2 18, connect the transducer to VPP 10 and VSS 12 respectively. The polarity of a signal, called POL (polarity) 20, determines which power supply (VPP or VSS) is connected to the transducer 14. The output voltage (Vout) 22 across each transducer 14 should reach a specific level determined by a 6-bit data stored in a 6-bit latch 24 as shown in FIG. 1. This allows the voltage across each transducer 14 to be trimmed to a determined value in order to compensate for sensitivity variations of different transducers on the print head. This procedure is called “Normalization” or “Calibration”.

[0004] Referring once again to FIGS. 1 and 2, assuming that the print data is “1”, a signal call SEL (select) 26 goes high at time t1 28, switch S1 16 is closed connecting the output transducer 14 to VPP 10 and the output voltage (Vout) 22 across the transducer 14 follows VPP 10. VPP 10 has a high slope between t1 28 and t2 (fast slew) 30 and after t2 30 slope is lower for normalization purpose. At time t2 30, when the slope of VPP 10 is changed, a signal NOM_CEN (Normalization Counter Enable) 32 goes high and triggers a 6-bit counter 34. The output of the counter 34 is compared to the normalization data (B0B1B2B3B4B5) stored in the 6-bit latch 24 in the delay circuit 36 (shown in FIG. 2) and when it matches that data a signal called NORM_LATCH 38 goes low at time t3 40. So basically the delay circuit 36 generates a signal delayed from t2 30 and the amount of delay is determined by 6-bit data stored in 6-bit latch 24. At this time (t3) 40 the signal NORM_LATCH 38 is used to disconnect the output from VPP 10 and the capacitive load of the transducer 14 keeps the output voltage 22 at this level, so the voltage across the transducer 14 is adjusted by 6-bit normalization data.

[0005] At time t4 42 the POL (polarity) signal 20 goes low and switch S2 18 is closed connecting the transducer 14 to negative supply VSS 12 and Vout 22 follows VSS 12. Similarly at time t5 44 the slope of VSS 12 is changed and the 6-bit counter 34 is triggered again and at time t6 46, delayed from t5 44 based on normalization data B0B1B2B3B4B5, the transducer 14 is disconnected from VSS 12 and keeps its voltage at this level. As a result the output voltage 22 shown in FIG. 2 is generated across the transducer 14 which is basically shaped by the predetermined shapes of VSS 12 and VPP 10 and its amplitudes are adjusted by “normalization” data.

SUMMARY OF THE INVENTION

[0006] Circuitry for providing a method (semi-analog) for normalization procedure of the Head Driver ASIC is disclosed. The circuitry utilizes current DAC's (Digital-to-Analog Converts) to adjust the amplitudes of the voltages across piezo-electric elements, based on predetermined normalization (calibration) data which are stored in separate latches (a different normalization data for each individual transducer). The transducers all receive their respective calibrated voltage values all at the same time by varying the current slope delivered to each. This method provides more simplicity and more accuracy for normalization procedure and results in better performance then using digital circuitry and digital counters.

BRIEF DESCRIPTION OF THE DRAWINGS

[0007] The objects, features and advantages of the invention will become apparent upon consideration of the following detailed disclosure of the invention, especially when it is taken in conjunction with the accompanying drawings wherein:

[0008] FIG. 1 is a simplified block diagram of prior art circuitry for a head driver;

[0009] FIG. 2 illustrates the related waveforms for the circuit shown in FIG. 1;

[0010] FIG. 3 is a simplified block diagram of circuitry for a head driver in accordance with the present invention; and

[0011] FIG. 4 illustrates the related waveforms for the circuit shown in FIG. 3.

DETAILED DESCRIPTION OF THE DRAWINGS

[0012] The circuit shown and described in FIG. 1 utilized 6-bit counters and digital delay circuits (which emulate the “track-and-hold” functions) for normalization procedures. In accordance with the present invention, a new normalization scheme is shown in FIG. 3 and the associated different waveforms of this circuit are shown in FIG. 4.

[0013] Referring now to FIGS. 3 and 4, two current mirrors M1 50 and M2 52 are used to connect the output transducer to VSS 54 and VPP 56 (constant DC power supplies). Two current sources, CS1 58 and CS2 60, generate the input current I162 and I2 64 for current mirrors M1 50 and M2 52 respectively. These two currents are switched to different values at different times and are amplified by mirrors M1 50 and M2 52 to provide output currents Iout1 66 and Iout2 68 and generate an output waveform identical to that of FIG. 2. For example, at t1 28, the value of I1 62 is set to a high value of IS1 70 (as shown in FIG. 3). This current is amplified by Mirror M1 50 and the amplified current Iout1 66 charges the transducer 14 to generate the high slope of Vout 22 between times t1 28 and t2 30 (fast slew slope). At time t2 30, when “NORM_CEN” signal 32 goes high, the value of I1 62 is reduced to IN1 72 to generate the slow slope part of Vout 22 between times t2 30 and t3 40 (normalization slope). The current IN1 72 is provided by a 6-bit current DAC (DAC1) 74 and its value is controlled by 6-bit normalization data stored in a 6-bit latch 76 which are also the inputs to this current DAC 74. The value of IN1 72 determines the slope of the output voltage (normalization slope) between t2 30 and t3 40 (normalization period) and is set such that the output voltage, Vout 22 reaches the desired value at time t3 40. At this time the current (and hence Iout1 66) in mirror M1 50 is reduced to zero and the output capacitive load keeps its voltage and Vout 22 remains constant as shown in FIG. 4 with a value determined by 6-bit normalization data. At time tA 78 while the current in mirror M1 50 is still zero, the current in mirror M2 52 is set to a value of IA 80. This current 80 is amplified by mirror M2 52 and the output current Iout2 68 discharges the output voltage 22 to VSS 54 and generates the negative slope of Vout 22 between times tA 78 and t4 42.

[0014] Similarly, when the polarity changes (when POL signal 20 goes low at time t4 42) the current I2 64 in mirror M2 52 is set to IS2 82 to set the high slope part of Vout 22 between t4 42 and t5 44. At t5 44, when signal “NORM_CEN” 32 goes high and the normalization procedure starts, this current is reduced to IN2 84 to provide a lower slope for normalization procedure. The current IN2 84 is provided by a second 6-bit current DAC (DAC2) 86 and its value is again controlled by 6-bit normalization data (inputs to this current DAC 86). The value of IN2 84 determines the slope of Vout 22 between t5 44 and t6 46 and is set such that Vout 22 is at desired value at time t6 46. At this time current 12 (and hence Iout2 68) are set to zero and Vout 22 remains its value at t6 46 across the output capacitive load. This continues until time tB 88. At this time, while the current in mirror M2 52 is still zero, mirror M1 50 provides a sourcing current IB 90 to charge up the output until it reaches to a value of zero at time t7 92. At this time the currents in both mirrors M1 50 and M2 52 are zero and the output voltage 22 remains at zero volts.

[0015] As shown in FIG. 4, the amplitude of Vout 22 (in positive side) reaches the desired value of V2 in two steps. In step 1, Vout quickly reaches a value of V1 at t2 (which is common for all transducers of the print head) and in step 2 it is adjusted to desired value of V2 at time t3.

[0016] It should be noted that in FIG. 1 & 2 (prior art), the slope 29 between times t2 30 and t340 is the same for all transducers and time t3 40, when the Vout 22 reaches the desired value of V2, is slightly different for different transducers while in circuit disclosed in this application, shown in FIG. 3 and FIG. 4, all transducers reach the desired values at the same time (t340) and different values of V2 for different transducers are achieved by changing the slopes (between t2 30 and t3 40) via 6-bit current DAC's. The fact that all transducers reach the desired voltage values at the same time provides a more accurate normalization procedure and significantly improves the uniformity of printhead.

[0017] While there have been shown and described what are at present considered embodiments of the invention, it will be obvious to those skilled in the art that various changes and modifications may be made therein without departing from the scope of the invention as defined by the appended claims. While the present invention will be described in connection with a preferred embodiment and method of use, it will be understood that it is not intended to it the invention to that embodiment or procedure. On the contrary, it is intended to cover all alternatives, modifications and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims.

Claims

1. A circuit architecture for driving piezo-electric transducers within a head driver comprising: current mirroring systems and current switching techniques used to generate voltage waveforms across capacitive transducers using constant direct current power supplies wherein transducers all receive their respective calibrated voltage values at a predetermined time by varying current slopes delivered to each.

2. The circuit architecture according to claim 1, further comprising: first and second current sources for generating a first and second input currents for first and second current mirrors.

3. The circuit architecture according to claim 2, further comprising: said first and second input currents switched to different values at different times and amplified by said first and second mirrors to provide first and second output currents for generating an output waveform.

4. The circuit architecture according to claim 3, further comprising: setting a first current value high at a first time setting wherein said first current is amplified by said first current mirror and amplified current charges a transducer to generate a high slope of output voltage between said first time setting and a second time setting.

5. The circuit architecture according to claim 4, further comprising: reducing said first current value at said second time setting to generate a slow slope part of said output voltage between said second time setting and a third time setting.

6. The circuit architecture according to claim 5, further comprising: enabling a signal for triggering a six bit counter for generating an output.

7. The circuit architecture according to claim 6, further comprising: comparing said output to a six bit normalization stored in a six bit latch wherein when said outputs of said counter match pre-stored normalization data, a signal is generated with a delay time proportional to six bit normalization data.

8. The circuit architecture according to claim 7, further comprising: setting said first current value to zero when said signal is generated.

9. The circuit architecture according to claim 8, further comprising: setting said current in said second mirror to a value equal to predetermined current at a predetermined time while the current in said first current mirror is still zero.

10. The circuit architecture according to claim 9, further comprising: generating a negative slope for said output voltage between said predetermined current and predetermined time.

11. A circuit architecture for driving piezo-electric transducers within a head driver comprising: means for generating voltage waveforms across capacitive transducers using constant direct current power supplies for driving current mirroring systems with current switching techniques wherein transducers all receive their respective calibrated voltage values at a predetermined time by varying current slopes delivered to each.

12. The circuit architecture according to claim 11, further comprising: means for generating a first and second input currents for first and second current mirrors using first and second current sources.

13. The circuit architecture according to claim 12, further comprising: means for switching to different values at different times said first and second input currents and amplified by said first and second mirrors to provide first and second output currents for generating an output waveform.

14. The circuit architecture according to claim 13, further comprising: means for setting a first current value high at a first time setting wherein said first current is amplified by said first current mirror and amplified current charges a transducer to generate a high slope of output voltage between said first time setting and a second time setting.

15. The circuit architecture according to claim 14, further comprising: means for reducing said first current value at said second time setting to generate a slow slope part of said output voltage between said second time setting and a third time setting.

16. The circuit architecture according to claim 15, further comprising: means for enabling a signal for triggering a six bit counter for generating an output.

17. The circuit architecture according to claim 16, further comprising: means for comparing said output to a six bit normalization stored in a six bit latch wherein when said outputs of said counter match pre-stored normalization data, a signal is generated with a delay time proportional to six bit normalization data.

18. The circuit architecture according to claim 17, further comprising: means for setting said first current value to zero when said signal is generated.

19. The circuit architecture according to claim 18, further comprising: means for setting said current in said second mirror to a value equal to predetermined current at a predetermined time while the current in said first current mirror is still zero.

20. A circuit architecture for driving piezo-electric transducers within a head driver comprising: current mirroring systems and current switching techniques used to generate voltage waveforms across capacitive transducers using constant direct current power supplies wherein transducers all receive their respective calibrated voltage values at a predetermined time by varying current slopes delivered to each; first and second current sources for generating a first and second input currents for first and second current mirrors; and said first and second input currents switched to different values at different times and amplified by said first and second mirrors to provide first and second output currents for generating an output waveform.