Patent Grant
8476966
The present invention relates to a voltage regulator circuit for providing voltage to an integrated circuit chip and to a method for regulating a voltage of an integrated circuit chip.
Voltage regulators, also called voltage downconverters, have become quite popular in todays integrated circuit chips, e.g. in memory, microprocessor and microcontroller areas. In particular, a chip with an on-chip voltage regulator can be operated with a single external power supply. Moreover, more than one level of internal power supply voltage can be generated for different applications in different operating modes. Using a lower power supply voltage reduces consumption by the circuit. Moreover, a voltage regulator regulates the supply voltage such that it becomes relatively insensitive to external power variations.
Beside a general demand for higher computational capabilities, low-power operation has become equally, if not more, important in recent years. Techniques, such as power gating, have become available for temporarily turning off selective circuit blocks that are not used in order to reduce overall leakage power of the chip. Such temporary shutdown time is called, for example, in the prior art “low power mode” or “inactive mode”. When the circuit blocks are required again for operation, they are activated to “active mode”. For maximizing power performance while minimizing impact to performance, these two modes are switched at an appropriate time and in a suitable manner.
Basically, prior art teaches two different regulator topologies for switching the voltage of a chip. Linear regulators operate using e.g. a transistor acting as a pass resistor in order to establish a fixed voltage at the output. Switching regulators are often mixed-mode circuits that feed back an analogue error signal and digitally gate it to provide bursts of current at the output.
However, linear regulators possess poor efficiencies in some operating modes, e.g. when the output voltages is much lower than the input voltage. Switching regulators exhibit some serious concerns when it comes to on-chip implementation, as they often require a large size of inductors and capacitors. Other drawbacks of voltage regulators known from prior art are, e.g., bald voltage stability when the current draw changes, suboptimum temperature stability and no compensation for silicon aging.
It is therefore an object of the invention to provide a voltage regulation for an integrated circuit chip that allows for an improved operation of the integrated circuit chip.
This object is achieved by the independent claims. Advantageous embodiments are detailed in the dependent claims.
Accordingly, this object is achieved by a voltage regulator circuit for providing voltage to an integrated circuit chip, comprising a reference voltage generator providing a reference voltage, a pFET header device having a plurality of pFET fingers, where each pFET finger in the plurality of pFET fingers is adapted for providing a different pFET output voltage to the integrated circuit chip, and a pFET control device for switching the plurality of pFET fingers depending on a comparison between the reference voltage and the pFET output voltage.
The object of the invention if further addressed by a method for regulating a voltage of an integrated circuit chip, comprising a pFET header device having a plurality of pFET fingers, where each pFET finger in the plurality of PFET fingers is adapted for providing a pFET output voltage to the integrated circuit chip, and comprising the step of: comparing a reference voltage and the pFET output voltage, and switching the pFET fingers depending on the comparison.
Further embodiments and advantages of the method according to the invention are derivable for one of ordinary skill in the art from the description above of the voltage regulator circuit according to the invention.
A preferred embodiment of the invention is illustrated in the accompanied figure. The embodiment is merely exemplary, i.e. the embodiment is not intended to limit the content and scope of the appended claims.
Referring now to
The voltage regulator circuit comprises a reference voltage generator 1 providing a reference voltage 2, e.g. 0.6-0.7 V, to a comparator 3. The reference voltage generator 1 comprises an R-2R network, not shown, for providing the reference voltage 2. The reference voltage generator 1 is fed by a voltage 4 of e.g. 1.1-1.2 V. Furthermore, a reference voltage register 5 for adjusting the reference voltage 2 to be provided by the reference voltage generator 1 is shown.
The comparator 3 comprises an operational amplifier having an inverting input, a non-inverting input and an output 6, the inverting input is connected to the reference voltage generator 1, the non-inverting input is connected to a pFET output voltage 7 provided by a pFET header device and the output is connected to a pFET control device 8.
The pFET header device 9 comprises a plurality of pFET fingers 9a, e.g. 16 pFET fingers 9a(a)-9a(n), that are each switchable by the pFET control device 8. The pFET output voltage 7 is also provided to an integrated circuit chip 10, such as a microprocessor. The pFET fingers 9a, are fed by a voltage 11 of e.g. 1.1-1.2 V.
The pFET control device 8 comprises a sigma-delta converter or a sigma-delta like converter for switching the pFET fingers 9a based on a comparison of the reference voltage 2 and pFET output voltage 7. An additional pFET finger 9a is switched on if the pFET output voltage 7 is lower than the reference voltage 2 and an additional pFET finger 9a is switched off if the pFET output voltage 7 is greater than the reference voltage 2.
Such way, each pFET finger 9a is adapted for providing the pFET output voltage 7 to a block of the integrated circuit chip 10 so that the respective block of the integrated circuit chip 10 can be switched off into an “inactive” retention mode or switched on into an “active” mode. While it is either way possible, it is mostly preferred that the voltage regulator circuit is provided as an on-chip voltage regulator circuit.
Accordingly, the illustrative embodiments provide a voltage regulator circuit for providing voltage to an integrated circuit chip, that comprises a reference voltage generator providing a reference voltage, a pFET header device having a plurality of pFET fingers, where each pFET finger is adapted for providing a different pFET output voltage to the integrated circuit chip, and a pFET control device for switching the plurality of pFET fingers depending on a comparison between the reference voltage and the pFET output voltage.
Accordingly, it is an essential idea of the invention to switch the pFET fingers, e.g. a single OTT finger at a time, depending on the comparison of the reference voltage and the pFET output voltage, i.e. to switch the pFET fingers in a digital manner depending on the feedback received from the comparison of the reference voltage and the pFET output voltage. Contrary to prior art, wherein the gate input of the pFET was changed in a linear way to adjust the pFET output voltage, the illustrative embodiments discloses to switch, e.g. to switch on or off, the pFET fingers preferably individually, such wise enabling more or less pFET fingers, respectively, to provide the pFET output voltage to the integrated circuit chip. In other words, the voltage regulator according to the invention allows for dynamically switching, or changing, the pFET fingers based on the output of the comparison of the reference voltage and the pFET output voltage, thus for dynamically adjusting the voltage provided to the integrated circuit chip. Therefore, the solution according to the invention provides for a very simple and power efficient operation of the integrated circuit chip, allowing the integrated circuit chip to change at least partly into a so called retention mode. Switching the pFET fingers in such a digital manner has the further advantage that overall testing of the voltage regulator becomes easier, as it is generally easier to test digital equipment than analogue equipment.
The pFET header device may comprise any pFET header device known from prior art. Preferably, the pFET header device comprises 2, 16, 30 or any other number of pFET fingers which are each connected to the integrated circuit chip. It is further preferred that an output of the pFET control device is connected to a gate of the pFET header device, the pFET output voltage is connected to a drain of the pFET header device, and that a voltage source, such as an external voltage source, is connected to a source of the pFET header device. In this way, the pFET control device preferably sends a control signal for switching the pFET finger. For one of ordinary skill in the art is also equally possible to use an nFET header device, having an nFET finger and an nFET output voltage, respectively.
In another preferred embodiment of the invention, the pFET control device is adapted for switching on one of the plurality of pFET fingers if the pFET output voltage is lower than the reference voltage and for switching off a different one of the plurality of pFET fingers if the pFET output voltage is greater than the reference voltage. In other words it is preferred that a pFET finger is activated if the pFET output voltage is too low, i.e. a pFET finger is switched on, and that a pFET finger is deactivated if the pFET output voltage is to high, i.e. a pFET finger is switched on. In such way it is further (preferred that the pFET fingers are “digitally” switched on or off, respectively, which results in that the respective pFET output voltage provided by the pFET finger switches the integrated circuit chip on or off, respectively, e.g. switches on or off, respectively, a block of the integrated circuit chip. The embodiment allows therefore to easily switch on or off, respectively, a block of the integrated circuit chip, e.g. allows the switched off block of the integrated circuit chip to change into a retention mode.
In this manner it is according to another embodiment of the invention furthermore preferred, that the pFET control device is adapted for switching on or off, respectively, an additional one of the plurality of pFET fingers. This means that, for example, the pFET control device activates an additional pFET finger if the pFET output voltage is lower than the reference voltage.
Generally, the pFET control device may comprise any means known from prior art such as a state machine for switching the plurality of pFET fingers depending on an input signal. However, according to another preferred embodiment of the invention, the pFET control device comprises a sigma-delta converter for switching the plurality of pFET fingers. It is furthermore preferred that the pFET control device comprises a sigma-delta like converter. Such way, the pFET control device receives an input signal from the comparison of the reference voltage and the pFET output voltage, e.g. a “0” or a “1” input signal, and switches the pFET fingers based on this input signal, e.g. switches on an additional pFET finger if the input signal is “0” or switches off an additional pFET finger if the input signal is “1”.
In another preferred embodiment, the pFET control device 8 comprises an additional input 11 and the pFET control device is adapted for switching on one or more of the plurality of pFET fingers if the additional input is greater than zero. Having such additional input is advantageous as it directly allows switching on additional pFET fingers independently from the comparison of the reference voltage and the pFET output voltage. With such means further blocks of the integrated circuit chip can be directly “activated”, e.g. for directly leaving the retention mode of the integrated circuit chip.
Generally, the voltage regulator may comprise any means known from the prior art for comparing the reference voltage and the pFET output voltage, such as, for example, a regular clocked sense amplifier. However, according to a preferred embodiment of the invention, the voltage regulator circuit comprises a comparator for comparing the reference voltage and the pFET output voltage. Preferably, the comparator is provided as a voltage comparator. According to a further advantageous embodiment of the invention, the comparator comprises an operational amplifier having an inverting input, a non-inverting input and an output, the inverting input is connected to the reference voltage generator, the non-inverting input is connected to the OFT output voltage and the output is connected to the pFET control device.
In another preferred embodiment, each pFET finger is adapted for providing the pFET output voltage to a block of the integrated circuit chip. With such means, Hocks of the integrated circuit chip can be turned off, e.g. temporarily turned off, to reduce overall leakage power of the integrated circuit chip.
It is especially preferred that the integrated circuit chip comprises a microprocessor. In another embodiment, the integrated circuit chip comprises a microcontroller or a memory, such as, for example, a DRAM or a SDRAM.
Generally, the reference voltage generator may comprise any voltage generator means known from prior art. However, it is especially preferred that the reference voltage generator comprises an R-2R network for providing the reference voltage. An R-2R network allows for a very simple and cheap realization of a reference voltage generator. In a further embodiment, the voltage regulator circuit comprises a reference voltage register for adjusting the voltage to be provided by the reference voltage generator.
The voltage regulator circuit according to the invention can be provided off-chip, i.e. on a different chip than the integrated circuit chip. However, according to a further embodiment of the invention it is especially preferred that the voltage regulator circuit is provided as an on-chip voltage regulator circuit. As the voltage regulator circuit according to the invention does only require a very little number of circuit logic, such as, e.g., the pFET control device and the comparator, providing the voltage regulator circuit at least partially or completely on-chip will only require a very small additional silicon area and, thus, such embodiment will be very easy and cheap to manufacture.
While the invention has been illustrated and described in detail in the drawings and fore-going description, such illustration and description are to be considered illustrative or exemplary and not restrictive; the invention is not limited to the disclosed embodiments. Other variations to the disclosed embodiments can be understood and effected by those skilled in the art in practicing the claimed invention, from a study of the drawings, the disclosure, and the appended claims. In the claims, the word “comprising” does not exclude other elements or steps, and the indefinite article “a” or “an” does not exclude a plurality. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measured cannot be used to advantage. Any reference signs in the claims should not be construed as limiting the scope.
| Number | Date | Country | Kind |
|---|---|---|---|
| 10186599 | Oct 2010 | EP | regional |
| Number | Name | Date | Kind |
|---|---|---|---|
| 4488144 | Wollman | Dec 1984 | A |
| 4827205 | Hafner, Jr. et al. | May 1989 | A |
| 5162668 | Chen et al. | Nov 1992 | A |
| 5721485 | Hsu et al. | Feb 1998 | A |
| 5907299 | Green et al. | May 1999 | A |
| 6614706 | Feurle | Sep 2003 | B2 |
| 7218168 | Rahman | May 2007 | B1 |
| 7400123 | Voogel | Jul 2008 | B1 |
| 7447924 | May | Nov 2008 | B2 |
| 7557550 | Mellachurvu et al. | Jul 2009 | B2 |
| 7573322 | Gatta et al. | Aug 2009 | B2 |
| 8159201 | Lin et al. | Apr 2012 | B2 |
| 8253481 | Sasaki et al. | Aug 2012 | B2 |
| 8258860 | Dathe et al. | Sep 2012 | B2 |
| 20060103453 | Pisasale et al. | May 2006 | A1 |
| 20080036530 | Chang | Feb 2008 | A1 |
| Entry |
|---|
| Gjanci, Juliana, “On-Chip Voltage Regulation for Power Management in System-on-Chip”, Thesis for the degree of Master of Science in Electrical and Computer Engineering, University of Illinois at Chicago, 2008, pp. 1-47. |
| Gjanci, Juliana, “On-Chip Voltage Regulation for Power Management in System-on-Chip”, Thesis for the degree of Master of Science in Electrical and Computer Engineering, University of Illinois at Chicago, 2008, pp. 48-89. |
| Kim, Wonyoung et al., “Enabling On-Chip Switching Regulators for Multi-Core Processors using Current Staggering”, http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.128.9864&rep=rep1&type=pdf, in Proceedings of the Work on Architectural Support for Gigascale Integration, 2007, 11 pages. |
| Kuang, J. B. et al., “A Low-Overhead Virtual Rail Technique for SRAM Leakage Power Reduction”, 2005 International Conference on Computer Design, San Jose California, Oct. 2005, 6 pages. |
| Onizuka, Kohei et al., “VDD-Hopping Accelerators for On-Chip Power Supply Circuit to Achieve Nan-Second Order Transient Time”, http://lowpower.iis.u-tokyo.ac.jp/SPN/2006/20060671.pdf, printed Jul. 12, 2011, 28 pages. |
| Number | Date | Country | |
|---|---|---|---|
| 20120081176 A1 | Apr 2012 | US |
