M. Abramovici et al., “Using Roving STARs for On-Line Testing and Diagnosis of FPGAs in Fault-Tolerant Applications,” Proc. IEEE Intn'l. Test Conf., pp. 973-982, 1999. |
R. Cuddapah et al., “Reconfigurable Logic for Fault Tolerance,” Springer-Verlag, 1995 pp. 380-383, 386-388. |
S. Durand et al., “FPGAs with Self-Repair Capabilities,” Proc. ACM Int'l Workshop on FPGAs, pp. 1-6, 1994. |
S. Dutt et al., “REMOD: A New Methodology for Designing Fault-Tolerant Arithmetic Circuits,” IEEE Trans. on VLSI Systems, vol. 5, pp. 34-56, 1997. |
J. Emmert et al., “Partial Reconfiguration of FPGA Mapped Designs with Applications to Fault Tolerance and Yield Enhancement,” Lecture Notes on Comp. Sci., vol. 1304, pp. 141-150, 1997. |
J. Emmert et al., “Incremental Routing in FPGAs,” Proc. IEEE Int'l ASIC Conf., pp. 302-305, 1998. |
F. Hanchek et al., “Methodologies for Tolerating Logic and Interconnect Faults in FPGAs,” IEEE Trans. on Computers, pp. 15-33, Jan. 1998. |
F. Hatori et al., “Introducing Redundancy in Field Programmable Gate Arrays,” Proc. IEEE Custom Integrated Circuits Conf., pp. 7.7.1-7.1.4, 1993. |
N. Howard et al., “The Yield Enhancement of Field Programmable Gate Arrays,” IEEE Trans. on VLSI Systems, vol. 2, pp. 115-123, 1994. |
J. Kelly et al., “A Novel Approach to Defect Tolerant Design for SRAM Based FPGAs,” Proc. ACM Int'l Workshop on FPGAs, pp. 7-11, 1994. |
V. Kumar et al., “An Approach for the Yield Enhancement of Programmable Gate Arrays,” Proc. IEEE Int'l Conf. on CAD, pp. 226-229, 1989. |
J. Lach et al., “Efficiently Supporting Fault Tolerance in FPGAs,” Proc. ACM Int'l Symp. on FPGAs, 1998. |
J. Narasimhan et al., “Yield Enhancement of Programmable ASIC Arrays by Reconfiguration of Circuit Placements,” IEEE Trans. on CAD, vol. 13, No. 8, pp. 976-986, Aug. 1994. |
L. Shombert et al., “Using Redundancy for Concurrent Testing and Repairing of Systolic Arrays,” Proc. 17th Fault-Tolerant Computing Symp., pp. 244-249, 1987. |
N. Shnidman et al., “On-Line Fault Detection for Bus-Based Field Programmable Gate Arrays,” IEEE Trans. on VLSI Systems, vol. 6, pp. 656-666, Dec. 1998. |