Popescu, V., et al., "The Metaflow Architecture", 1 Jun. 1991, pp. 10-13, 63-73, IEEE Micro., vol. 11, No. 3, XP000237231. |
Torng, H.C., et al., "On Instruction Windowing for Fine Grain Parallelism in High-Performance Processors", 23 Mar. 1993, pp. 98-104, IEEE, XP000370465. |
Pickett, J.K., et al., "Enhanced Superscalar Hardware: The Schedule Table", 15 Nov. 1993, pp. 636-644, IEEE, XP000437401. |
Sohi, G.S., "Instruction Issue Logic for High-Performance, Interruptible, Multiple, Functional Unit, Pipelined Computer", 1 Mar. 1990, pp. 349-359, IEEE Transactions on Computers, vol. 39, No. XP000103439. |
Capozzi, A.J., et al., "Non-Sequential High-Performance Processing", Oct. 1984, pp. 2842-2844, IBM Technical Disclosure Bulletin, XP002024299. |