Patent Grant
11353909
Embodiments disclosed herein generally relate to operational amplifiers, integrated circuits, and method for operating the same.
An operational amplifier may exhibit an offset voltage due to manufacturing variations of circuit elements integrated in the operational amplifier. The offset voltage may cause a difference between actual and desired output voltages of the operational amplifier.
This summary is provided to introduce in a simplified form a selection of concepts that are further described below in the Detailed Description. This summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to limit the scope of the claimed subject matter.
In one or more embodiments, an operational amplifier is provided. The operational amplifier comprises a front stage and an output stage. The front stage comprises a first input transistor, a second input transistor, a first node, a second node, and a first current mirror. A first voltage based on a first current through the first input transistor is generated on the first node, and a second voltage based on a second current through the second input transistor is generated on the second node. The output stage is configured to output an output voltage based on at least one of the first voltage and the second voltage. The first current mirror comprises a first transistor having a drain connected to the first node, a second transistor having a drain connected to the second node, and a first offset canceling capacitor connected between gates of the first transistor and the second transistor.
In one or more embodiments, an integrated circuit is provided. The integrated circuit comprises an operational amplifier and input voltage supply circuitry. The input voltage supply circuitry is configured to supply an input voltage to the operational amplifier. The operational amplifier comprises a front stage and an output stage. The front stage comprises a first input transistor, a second input transistor, a first node, a second node, and a first current mirror. A first voltage based on a first current through the first input transistor is generated on the first node, and a second voltage based on a second current through the second input transistor is generated on the second node. The output stage is configured to output an output voltage based on at least one of the first voltage and the second voltage. The first current mirror comprises a first transistor having a drain connected to the first node, a second transistor having a drain connected to the second node, and a first offset canceling capacitor connected between gates of the first transistor and the second transistor.
In one or more embodiment, a method for operating an operational amplifier is provided. The method comprises preparing an operational amplifier that comprises a first input transistor, a second input transistor, a first node, a second node, and a first current mirror. A first voltage based on a first current through the first input transistor is generated on the first node, and a second voltage based on a second current through the second input transistor is generated on the second node. The current mirror is connected to the first node and the second node. The current mirror comprises a first transistor, a second transistor, and an offset canceling capacitor connected between gates of the first transistor and the second transistor. The method further comprises programming the offset canceling capacitor with an offset canceling voltage; and outputting an output voltage based on at least one of the first voltage and the second voltage.
So that the manner in which the above recited features of the present disclosure can be understood in detail, a more particular description of the disclosure, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only exemplary embodiments, and are therefore not to be considered limiting of inventive scope, as the disclosure may admit to other equally effective embodiments.
To facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation. The drawings referred to here should not be understood as being drawn to scale unless specifically noted. Also, the drawings are often simplified and details or components omitted for clarity of presentation and explanation. The drawings and discussion serve to explain principles discussed below, where like designations denote like elements.
The following detailed description is merely exemplary in nature and is not intended to limit the disclosure or the application and uses of the disclosure. Furthermore, there is no intention to be bound by any expressed or implied theory presented in the preceding background, summary, or the following detailed description.
Various embodiments of the present disclosure provide operational amplifiers, integrated circuits and methods that reduce offset voltages of the operational amplifiers. In one or more embodiments, an operational amplifier comprises an offset canceling capacitor programmed with an offset canceling voltage. The operational amplifier is configured to generate an output voltage using the offset canceling voltage. This effectively reduces the offset voltage of the operational amplifier.
The front stage 11 comprises positive-channel metal-oxide semiconductor (PMOS) transistors MP1, MP2, negative-channel metal-oxide semiconductor (NMOS) transistors MN1, MN2, constant current sources 16, 17, short-circuit switch SW1, feedback path switch SW2, and an active load 18.
The PMOS transistors MP1 and MP2 are used as a first pair of input transistors. The PMOS transistors MP1 and MP2 have sources commonly connected to the constant current source 16. The drain of the PMOS transistor MP1 is connected to a node N1 of the active load 18, and the drain of the PMOS transistor MP2 is connected to a node N2 of the active load 18. Accordingly, the voltage generated on the node N1 depends on the current through the PMOS transistor MP1, and the voltage generated on the node N2 depends on the current through the PMOS transistor MP2. The gate of the PMOS transistor MP1 is connected the input terminal 14, and the gate of the PMOS transistor MP2 is connected to the output terminal 15 via the feedback path switch SW2.
The constant current source 16 is configured to supply a constant current to the commonly-connected sources of the PMOS transistors MP1 and MP2. In one implementation, the constant current source 16 may comprise a PMOS transistor MP3 having a gate biased with a fixed bias voltage VBP1. The bias voltage VBP1 may be VDD−Vthp3, where VDD is a power source voltage and the Vthp3 is the threshold voltage of the PMOS transistor MP3. The power source voltage VDD may range from 4.0V to 8.0V. In one implementation, the bias voltage VBP1 may be in a range from VDD−1.0V to VDD−0.5V The source of the PMOS transistor MP3 is connected to a power source line 19 on which the power source voltage VDD is generated, and the drain of the PMOS transistor MP3 is connected to the commonly-connected sources of the PMOS transistors MP1 and MP2.
The NMOS transistors MN1 and MN2 are used as a second pair of input transistors. The NMOS transistors MN1 and MN2 have sources commonly connected to the constant current source 17. The drain of the NMOS transistor MN1 is connected to a node N3 of the active load 18, and the drain of the NMOS transistor MN2 is connected to a node N4 of the active load 18. Accordingly, the voltage generated on the node N3 depends on the current through the NMOS transistor MN1, and the voltage generated on the node N4 depends on the current through the NMOS transistor MN2. The gate of the NMOS transistor MN1 is connected to the gate of the PMOS transistor MP1 and further to the input terminal 14. The gate of the NMOS transistor MN2 is connected to the gate of the PMOS transistor MP2 and further to the output terminal 15 via the feedback path switch SW2.
The constant current source 17 is configured to draw a constant current from the commonly-connected sources of the NMOS transistors MN1 and MN2. In one implementation, the constant current source 17 may comprise an NMOS transistor MN3 having a gate biased with a fixed bias voltage VBN1. The source of the NMOS transistor MN3 is connected to a circuit ground line 20, and the drain of the PMOS transistor MP3 is connected to the commonly-connected sources of the PMOS transistors MP1 and MP2. In one or more embodiments, the circuit ground line 20 is held at a circuit ground level VSS, which may be 0V.
The short-circuit switch SW1 is configured to short-circuit (e.g., electrically connect) the commonly-connected gates of the PMOS transistor MP1 and the NMOS transistor MN1 to the commonly connected gates of the PMOS transistor MP2 and the NMOS transistor MN2. The short-circuit switch SW1 is controlled by a switch control signal NOR_N received from the controller 3 of
The feedback path switch SW2 is connected to between the output terminal 15 and the commonly connected gates of the PMOS transistor MP2 and the NMOS transistor MN2. The feedback path switch SW2 is controlled by a switch control signal NOR_P received from the controller 3 of
The active load 18 is configured to control the output stage 12 based on the currents through the PMOS transistors MP1, MP2, and the NMOS transistors MN1 and MN2. In one or more embodiments, the active load 18 comprises current mirrors 21, 22, floating current sources 23, and 24. The current mirror 21 comprises PMOS transistors MP4 and MP5 that have commonly-connected gates connected to the drain of the PMOS transistor MP4. The sources of the PMOS transistors MP4 and MP5 are connected to the power source line 19. The drain of the PMOS transistor MP4 is connected to the node N4 and the drain of the PMOS transistor MP5 is connected to the node N3.
The current mirror 22 is configured to provide offset cancelling of the operational amplifier 2. In one or more embodiments, the current mirror 22 is configured to achieve the offset cancelling by controlling the output voltage Vout using an offset canceling voltage held across an offset canceling capacitor C1. The offset canceling voltage may be programmed across the offset canceling capacitor C1 in a calibration process of the operational amplifier 2. The voltage level of the offset canceling voltage may be determined to cancel the characteristic difference between the NMOS transistors MN1 and MN2 and/or the characteristic difference between the PMOS transistors MP1 and MP2. In the illustrated embodiment, the current mirror 22 further comprises NMOS transistors MN4, MN5, and a calibration enable switch SW3. The sources of NMOS transistors MN4 and MN5 are connected to the circuit ground line 20. The drain of the NMOS transistors MN4 is connected to the node N2 and the drain of the NMOS transistor MN5 is connected to the node N1. The offset canceling capacitor C1 is connected between the gates of the NMOS transistors MN4 and MN5. The offset canceling capacitor C1 is configured to hold the offset canceling voltage. In one implementation, a gate capacitance of an NMOS transistor may be used as the offset cancelling capacitor C1. The calibration enable switch SW3 is connected in series to the offset cancelling capacitor C1 between the nodes N1 and N2. The calibration enable switch SW3 is controlled by a switch control signal CAL_P received from the controller 3. In one implementation, the calibration enable switch SW3 is turned on during the calibration process to enable programming the offset canceling capacitor C1.
The floating current source 23 is configured to draw a first constant current from the node N4 and supply the first constant current to the node N2. In one implementation, the floating current source 23 comprises an NMOS transistor MN6 and a PMOS transistor MP6. The NMOS transistor MN6 has a drain connected to the node N4, a source connected to the node N2, and a gate biased with a fixed bias voltage VBN2. The PMOS transistor MP6 has a source connected to the node N4, a drain connected to the node N2, and a gate biased with a fixed bias voltage VBP2.
The floating current source 24 is configured to draw a second constant current from the node N3 and supply the second constant current to the node N1. In one implementation, the floating current source 24 comprises an NMOS transistor MN7 and a PMOS transistor MP7. The NMOS transistor MN7 has a drain connected to the node N3, a source connected to the node N1, and a gate biased with the fixed bias voltage VBN2. The PMOS transistor MP7 has a source connected to the node N3, a drain connected to the node N1, and a gate biased with the fixed bias voltage VBP2.
The output stage 12 is configured to generate the output voltage Vout based on the voltages generated on the nodes N1 and N3 of the active load 18. The output stage 12 comprises a PMOS transistor MP8, an NMOS transistor MN8, and phase compensation capacitors C3 and C4. The PMOS transistor MP8 is configured as a high-side output transistor that pulls up the output terminal 15. The PMOS transistor MP8 has a gate connected to the node N3 via the connection switch SW5 of the switch circuitry 13, a source connected to the power source line 19, and a drain connected to the output terminal 15. The NMOS transistor MN8 is configured as a low-side output transistor that pulls down the output terminal 15. The NMOS transistor MN8 has a gate connected to the node N1 via the connection switch SW6 of the switch circuitry 13, a source connected to the circuit ground line 20, and a drain connected to the output terminal 15. The phase compensation capacitors C3 and C4 provide phase compensation for the operational amplifier 2. The phase compensation capacitor C3 is connected between the gate and drain of the PMOS transistor MP8, and the phase compensation capacitor C4 is connected between the gate and drain of the NMOS transistor MN8.
In one or more embodiments, the operational amplifier 2 has an operation state and a calibration state. The controller 3 is configured to switch the operational amplifier 2 between the operation state and the calibration state by the switch control signals NOR_N, NOR_P, CAL_P, OUT_N, OUT_P, which control the short-circuit switch SW1, the feedback path switch SW2, the calibration enable switch SW3, the connection switches SW5, and SW6, respectively.
In the operation state, the operational amplifier 2 operates as a voltage follower to drive the output voltage Vout in response to the input voltage Vin.
In the calibration state, the operational amplifier 2 is calibrated by programming the offset canceling capacitor C1 with an offset canceling voltage.
In one or more embodiments, the input voltage supply circuitry 1 is configured to change the input voltage Vin under the control of the controller 3, and the operational amplifier 2 may be configured to drive the output voltage Vout in response to the change in the input voltage Vin. In such embodiments, the operational amplifier 2 may be calibrated after the input voltage Vin starts changing. This allows achieving the calibration during the driving of the output voltage Vout, advantageously improving the operation speed of the integrated circuit 100.
Method 400 of
In step 402, the operational amplifier 2 starts driving the output voltage Vout in response to the change in the input voltage Vin. The operational amplifier 2 is placed in the operation state in step 402. The output voltage Vout is driven toward the voltage level of the input voltage Vin.
The operational amplifier 2 is then calibrated by placing the operational amplifier 2 into the calibration state in step 403. This achieves programming the offset cancelling capacitor C1 with an offset cancelling voltage.
The operational amplifier 2 continues to drive the output voltage Vout after the operational amplifier 2 is placed into the calibration state. While the output stage 12 is disconnected from the front stage 11 in the calibration state, the phase compensation capacitors C3 and C4 temporarily maintain the gate voltages of the PMOS transistor MP8 and the NMOS transistor MN8 to continue the driving of the output voltage Vout.
In step 404, the operational amplifier 2 is returned to the operation state. The operational amplifier 2 further drives the output voltage Vout until the output voltage Vout reaches the voltage level of the input voltage Vin.
In the illustrated embodiment, the input voltage supply circuitry 1 changes the input voltage Vin during the period between time t1 and time t2. The input voltage supply circuitry 1 starts driving the input voltage Vin at time t1 and the input voltage Vin reaches a second voltage level at time t2. In embodiments where the output voltage Vout is used to drive a source line of a display panel, the second voltage level may be specified by image data associated with the source line. In response to the change in the input voltage Vin, the operational amplifier 2 starts driving the output voltage Vout at time t1. In the illustrated embodiment, the output voltage Vout does not reach the voltage level of the input voltage Vin at time t3.
The operational amplifier 2 is then calibrated between time t3 and time t4. The calibration process includes disconnecting the output stage 12 from the front stage 11. This is achieved by deasserting the switch control signals OUT_N and OUT_P to turn off the connection switches SW5 and SW6 of the switch circuitry 13. The calibration process further includes short-circuiting the commonly-connected gates of the PMOS transistor MP1 and the NMOS transistor MN1 to the commonly-connected gates of the PMOS transistor MP2 and the NMOS transistor MN2. This is achieved by asserting the switch control signal NOR_N to turn on the short-circuit switch SW1. The calibration process further includes disconnecting the output terminal 15 from the gates of the PMOS transistor MP2 and the NMOS transistor MN2. This is achieved by deasserting the switch control signal NOR_P to turn off the feedback path switch SW2. The calibration process further includes programming the offset cancelling capacitor C1 with an offset canceling voltage. This is achieved by asserting the switch control signal CAL_P to turn on the calibration enable switch SW3. The turn-on of the calibration enable switch SW3 places the operational amplifier 2 into the calibration state. In the calibration state, the offset cancelling capacitor C1 is electrically connected between the nodes N1 and N2 and programmed with the voltage between the nodes N1 and N2. After the offset cancelling capacitor C1 is programmed, the switch control signal CAL_P is deasserted to turn off the calibration enable switch SW3. This is followed by deasserting the switch control signal NOR_N to turn off the short-circuit switch SW1 and asserting the switch control signal NOR_P to turn on the feedback path switch SW2. The switch control signals OUT_N and OUT_P are then asserted to turn on the connection switches SW5 and SW6. This completes the calibration process and returns the operational amplifier 2 to the operation state at time t4.
In various embodiments, the operational amplifier 2 continues to drive the output voltage Vout after the output stage 12 is disconnected from the front stage 11 as the phase compensation capacitors C3 and C4 maintain the gate voltages of the PMOS transistor MP8 and the NMOS transistor MN8. The disconnection of the output stage 12 from the front stage 11 during the period between time t3 and t4 causes only a limited effect on the output voltage Vout.
At time t4, the operational amplifier 2 is returned to the operation state. The operational amplifier 2 drives the output voltage Vout toward the voltage level of the input voltage Vin between time t4 and t5. At time t5, the output voltage Vout reaches the voltage level of the input voltage Vin. The operation illustrated in
In the embodiment illustrated, the current mirror 21A comprises an offset canceling capacitor C2 and a calibration enable switch SW4 in addition to the PMOS transistors MP4 and MP5. The offset canceling capacitor C2 is connected between the gates of the PMOS transistors MP4 and MP5. The offset canceling capacitor C2 is used to hold an offset canceling voltage. In one implementation, a gate capacitance of a PMOS transistor may be used as the offset cancelling capacitor C2. The calibration enable switch SW4 is connected in series to the offset canceling capacitor C2 between the nodes N3 and N4. The calibration enable switch SW4 is controlled by a switch control signal CAL_N received from the controller 3. In one implementation, the calibration enable switch SW4 is turned on during the calibration process to enable programming the offset canceling capacitor C2.
The operation of the operational amplifier 2A is similar to that of the operational amplifier 2 described in relation to
The current mirror 21B comprises gate-biased PMOS transistors MP9, MP10 and MP11 in addition to the PMOS transistors MP4, MP5, the offset canceling capacitor C2, and the calibration enable switch SW4. The gate-biased PMOS transistors MP9 is connected between the drain of the PMOS transistor MP5 and the node N3, which is connected to the gate of the PMOS transistor MP8 via the connection switch SW5. The gate-biased PMOS transistor MP9 has a gate biased with a fixed bias voltage, a source connected to the drain of the PMOS transistor MP5, and a drain connected to the node N3. The gate-biased PMOS transistor MP10 has a gate biased with a fixed bias voltage, a source connected to the drain of the PMOS transistor MP4, and a drain connected to the node N4. The gate-biased PMOS transistor MP11 has a gate biased with a fixed bias voltage, a source connected to the offset canceling capacitor C2, and a drain connected to the node N3 via the calibration enable switch SW4. In one or more embodiments, the fixed bias voltages on the gates of the PMOS transistors MP9 and MP10 may be VDD−(Vthp+Δov), and the fixed bias voltage on the PMOS transistor MP11 may be VDD−2×Vthp, where Vthp is the threshold voltage of the PMOS transistors MP9, MP10, and MP11, and Δov is an overdrive voltage. In one implementation, the threshold voltage Vthp of the PMOS transistors MP9, MP10, and MP11 may range from 0.5V to 1.0V, and the overdrive voltage Δov may be 0.2V. In some embodiments, the fixed bias voltages on the gates of the PMOS transistors MP9 and MP10 may range from VDD−1.2V to VDD−0.7V, and the fixed bias voltage on the gate of the PMOS transistor MP11 may range from VDD−2.0V to VDD−1.0V.
The current mirrors 22B comprises gate-biased NMOS transistors MN9, MN10 and MN11 in addition to the NMOS transistors MN4, MN5, the offset canceling capacitor C1, and the calibration enable switch SW3. The gate-biased NMOS transistors MN9 is connected between the drain of the NMOS transistor MN5 and the node N1, which is connected to the gate of the NMOS transistor MN8 via the connection switch SW6. The gate-biased NMOS transistor MN9 has a gate biased with a fixed bias voltage, a source connected to the drain of the NMOS transistor MN5 and a drain connected to the node N1. The gate-biased NMOS transistor MN10 has a gate biased with a fixed bias voltage, a source connected to the drain of the NMOS transistor MN4, and a drain connected to the node N2. The gate-biased NMOS transistor MN11 has a gate biased with a fixed bias voltage, a source connected to the offset canceling capacitor C1, and a drain connected to the node N1 via the calibration enable switch SW3. In one or more embodiments, the fixed bias voltages on the gates of the NMOS transistors MN9 and MN10 may be VSS+(Vthn+Δov), and the fixed bias voltage on the NMOS transistor MN11 may be VSS+2×Vthn, where Vthn is the threshold voltage of the NMOS transistors MN9, MN10, and MN11. In one implementation, the threshold voltage Vthn of the NMOS transistors MN9, MN10, and MN11 may range from 0.5V to 1.0V. In some embodiments, the fixed bias voltages on the gates of the NMOS transistors MN9 and MN10 may range from VSS+0.7V to VSS+1.2V, and the fixed bias voltage on the gate of the NMOS transistor MN11 may range from VSS+1.0V to VSS+2.0V.
The PMOS transistor MP9 of the current mirror 21B effectively suppresses an effect of a change in the voltage level on the gate of the PMOS transistor MP8 on the offset canceling voltage held across the offset canceling capacitor C2. In the configuration of the operational amplifier 2B illustrated in
Further, the NMOS transistor MN9 of the current mirror 22B effectively suppresses an effect of a change in the voltage level on the gate of the NMOS transistor MN8 on the offset canceling voltage held across the offset canceling capacitor C1. The NMOS transistor MN9, disposed between the NMOS transistor MN5 and the gate of the NMOS transistor MN8, effectively mitigates the effect of the change in the gate voltage level of the NMOS transistor MN8.
The PMOS transistor MP10 and the NMOS transistor MN10 are disposed to maintain circuit symmetricity of the current mirrors 21B and 22B in relation to the provision of the PMOS transistor MP9 and the NMOS transistor MN9.
The PMOS transistor MP11 adjusts the offset canceling voltage held across the offset canceling capacitor C2 in relation to the provision of the PMOS transistor MP9. In one or more embodiments, the PMOS transistor MP11 causes a voltage drop identical to that across the PMOS transistor MP9 and this enables suitably adjusting the voltage level of the offset canceling voltage to reduce the offset voltage of the operational amplifier 2B.
Further, the NMOS transistor MN11 adjusts the offset canceling voltage held across the offset canceling capacitor C1 in relation to the provision of the NMOS transistor MN9. In one or more embodiments, the NMOS transistor MN11 causes a voltage drop identical to that across the NMOS transistor MN9 and this enables suitably adjusting the voltage level of the offset canceling voltage to reduce the offset voltage of the operational amplifier 2B.
The display driver 40 further comprises a latch 41, a digital-to-analog converter (DAC) 42, and a controller 44. The latch 41 is configured to latch image data in response to a strobe signal STB received from the controller 44. In one implementation, the latch 41 may be configured to latch the image data in response to an assertion of the strobe signal STB. The image data may include a grayscale value associated with a pixel circuit (not illustrated) connected to the source line 31. The DAC 42 is configured to apply digital-to-analog conversion to the received image data to generate and supply the input voltage Vin to the source amplifier 43. The latch 41 and the DAC 42 operate as the input voltage supply circuitry 1 described in relation to
In one or more embodiments, the input voltage Vin changes upon an update of the image data Din in the latch 41 in a display line update period of a horizontal sync period. In such embodiments, the operational amplifier 2, 2A or 2B is calibrated after the change of the input voltage Vin in the display line update period. This operation enables concurrently achieves the calibration of the operational amplifier 2, 2A or 2B and the driving of the source line 31 in the display line update period, enhancing the operation speed of the source amplifier 43.
While various embodiments have been specifically described herein, a person skilled in the art would appreciate that the technologies disclosed herein may be implemented with various modifications.
| Number | Name | Date | Kind |
|---|---|---|---|
| 20090128238 | Lin | May 2009 | A1 |
| 20160110581 | Heo et al. | Apr 2016 | A1 |
| Number | Date | Country |
|---|---|---|
| 20160109017 | Sep 2016 | KR |
| 101859121 | May 2018 | KR |
| 2018057460 | Mar 2018 | WO |
| Entry |
|---|
| Written Opinion of the International Searching Authority issued in corresponding international application No. PCT/US2021/022215 dated Jul. 2, 2021 (6 pages). |
| International Search Report issued in corresponding international application No. PCT/US2021/022215 dated Jul. 2, 2021 (6 pages). |
| Number | Date | Country | |
|---|---|---|---|
| 20210303017 A1 | Sep 2021 | US |
