This disclosure regards optical devices and in particular light emitting diodes (“LEDs”). More particularly, this disclosure relates to shaping optical devices.
Light emitting diodes (“LEDs”) are ubiquitous in electronics. They are used in digital displays, lighting systems, computers and televisions, cellular telephones and a variety of other devices. Developments in LED technology have led to methods and systems for the generation of white light using one or more LEDs.
Developments in LED technology have led to LEDs that generate more photons and thus more light than previously. The culmination of these two technological developments is that LEDs are being used to supplement or replace many conventional lighting sources, e.g. incandescent, fluorescent or halogen bulbs, much as the transistor replaced the vacuum tube in computers.
LEDs are produced in a number of colors including red, green and blue. One method of generating white light involves the use of red, green and blue LEDs in combination with one another. A lighting source that is made of combinations of red, green and blue (RGB) LEDs will produce what is perceived as white light by the human eye. This occurs because the human eye has three types of color receptors, with each type sensitive to either blue, green or red colors.
A second method of producing white light from LED sources is to create light from a single-color (e.g. blue), short wavelength LED, and impinge a portion of that light onto phosphor or similar photon conversion material. The phosphor absorbs the higher energy, short wavelength light waves, and re-emits lower energy, longer wavelength light. If a phosphor is chosen that emits light in the yellow region (between green and red), for example, the human eye perceives such light as white light. This occurs because the yellow light stimulates both the red and green receptors in the eye. Other materials, such as nano-particles or other similar photo-luminescent materials, may be used to generate white light in much the same way.
White light may also be generated utilizing an ultraviolet (UV) LED and three separate RGB phosphors.
White light may also be generated from a blue LED and a yellow LED and may also be generated utilizing blue, green, yellow and red LEDs in combination.
Current industry practice for construction of LEDs is to use a substrate (typically either single-crystal Sapphire or Silicon Carbide), onto which is deposited layers of materials such as GaN or InGaN. One or more layers (e.g. GaN or InGaN) may allow photon generation and current conduction. Typically, a first layer of Gallium Nitride (GaN) is applied to the surface of the substrate to form a transition region from the crystal structure of the substrate to the crystal structure of doped layers allowing for photon generation or current conduction. This is typically followed by an N-doped layer of GaN. The next layer can be an InGaN, AlGaN, AlInGaN or other compound semiconductor material layer that generates photons and that is doped with the needed materials to produce the desired wavelength of light. The next layer is typically a P doped layer of GaN. This structure is further modified by etching and deposition to create metallic sites for electrical connections to the device.
During the operation of an LED, as in a traditional diode, extra electrons move from an N-type semiconductor to electron holes in a P-type semiconductor. In an LED, photons are released in the compound semiconductor layer to produce light during this process.
In a typical manufacturing process, the substrate is fabricated in wafer form and the layers are applied to a surface of the wafer. Once the layers are doped or etched and all the features have been defined using the various processes mentioned, the individual LEDs are separated from the wafer. The LEDs are typically square or rectangular with straight sides. This can cause significant efficiency losses and can cause the emitted light to have a poor emission pattern. A separate optical device, such as a plastic dome, is often placed over the LED to achieve a more desirable output.
This disclosure relates to shaping optical devices to increase light extraction. In particular, the optical device can include sidewalls shaped to direct more light to the exit face of the optical device using total internal reflection while preventing or minimizing total internal reflection at the exit face. Additionally, the optical device can include an exit face with sufficient area to conserve radiance. Various methods can be used to shape a substrate material to within a manufacturing tolerance.
According to one embodiment, a method can comprise providing a desired substrate shape corresponding to an optical device having a substrate comprising an exit face, an interface and a set of sidewalls. The substrate of the optical device can be shaped to increase light extraction. For example, the exit face of the substrate portion of the optical device can have at least 70% of a minimum area necessary to conserve radiance for a desired half-angle of light projected from the optical device.
Furthermore, the optical device can have an interface and the exit face. In addition, the set of sidewalls of the shaped substrate portion of the optical device can be positioned and shaped to cause at least a majority of rays having a straight transmission path from the interface to that sidewall to reflect to the exit face with an angle of incidence at the exit face at less than or equal to a critical angle at the exit face. Based on the desired shape of optical device, a manufacturing method can be applied to a substrate material to shape the substrate material.
Various techniques can be used to shape the optical device including, but not limited to cutting, grinding, ultrasonic machining, ultrasonic cutting, etching, water ablation, laser ablation, particle jet ablation and other techniques.
A more complete understanding of the embodiments and the advantages thereof may be acquired by referring to the following description, taken in conjunction with the accompanying drawings in which like reference numbers indicate like features and wherein:
The disclosure and various features and advantageous details thereof are explained more fully with reference to the exemplary, and therefore non-limiting, embodiments illustrated in the accompanying drawings and detailed in the following description. Descriptions of known starting materials and processes may be omitted so as not to unnecessarily obscure the disclosure in detail. It should be understood, however, that the detailed description and the specific examples, while indicating the preferred embodiments, are given by way of illustration only and not by way of limitation. Various substitutions, modifications, additions and/or rearrangements within the spirit and/or scope of the underlying inventive concept will become apparent to those skilled in the art from this disclosure.
As used herein, the terms “comprises,” “comprising,” “includes,” “including,” “has,” “having” or any other variation thereof, are intended to cover a non-exclusive inclusion. For example, a process, product, article, or apparatus that comprises a list of elements is not necessarily limited to only those elements but may include other elements not expressly listed or inherent to such process, process, article, or apparatus. Further, unless expressly stated to the contrary, “or” refers to an inclusive or and not to an exclusive or. For example, a condition A or B is satisfied by any one of the following: A is true (or present) and B is false (or not present), A is false (or not present) and B is true (or present), and both A and B are true (or present).
Additionally, any examples or illustrations given herein are not to be regarded in any way as restrictions on, limits to, or express definitions of, any term or terms with which they are utilized. Instead these examples or illustrations are to be regarded as being described with respect to one particular embodiment and as illustrative only. Those of ordinary skill in the art will appreciate that any term or terms with which these examples or illustrations are utilized encompass other embodiments as well as implementations and adaptations thereof which may or may not be given therewith or elsewhere in the specification and all such embodiments are intended to be included within the scope of that term or terms. Language designating such non-limiting examples and illustrations includes, but is not limited to: “for example,” “for instance,” “e.g.,” “in one embodiment,” and the like.
Reference is now made in detail to the exemplary embodiments of the disclosure, examples of which are illustrated in the accompanying drawings. Wherever possible, like numerals will be used throughout the drawings to refer to like and corresponding parts (elements) of the various drawings.
Embodiments described herein provide systems and methods for shaping an optical device substrate to within an acceptable tolerance of a desired substrate shape. While the example of an LED is used, embodiments can apply to other optical devices that utilize a substrate to guide or gather light. Furthermore, while the sapphire is used as the primary example of a substrate, other substrate materials may also be used including, but not limited to, silicon carbide, glass, diamond or other substrate material known or developed in the art. The desired substrate shape can be defined as discussed below to create an LED with desired optical characteristics. While the desired shape may be based on a particular desired LED shape, the desired shape for shaping methods may account for additional changes or rounding during later polishing stages.
The shaping methods can shape a substrate material to be within an acceptable tolerance of the desired shape. IN one embodiment, the acceptable tolerance can be within plus or minus 20% of the desired shape and even more particularly within 1% of the desired shape. In other embodiments, the shaping method applied shapes the substrate material to within 50 microns and even more particularly within 10 microns of the desired shape. In some cases, the shaping method can also create sidewalls that are polished to a desired smoothness. In other cases, the substrate material can be polished using a separate polishing method. Thus, while the desired shape upon which shaping is based may have, for example, sidewalls positioned and shaped to reflect a certain amount of light to the exit face, the resulting shaped substrate may not achieve such reflection without additional steps such as polishing.
Embodiments of shaped substrate LEDs may be shaped so as to increase or shape the light emission from the LED. According to one embodiment, the substrate is shaped so that all or a supermajority of the light generated by the quantum well region of the LED is transmitted out the exit face of the substrate of the LED. To this end, the exit face can be sized to take into account principles of conservation of radiance. In one embodiment, the exit face may be the minimum size that allows all or a supermajority of the light entering the substrate through the interface between the quantum well region and the substrate (that is, the interface to a non-substrate layer that receives light generated in a light emitting region of the optical device) to exit the exit face, thereby combining the desire to conserve radiance with the desire to reduce size, particularly the size of the exit face. Additionally, the sidewalls of the substrate may be shaped so that reflection or total internal reflection (“TIR”) causes light beams incident on substrate sidewalls to reflect towards the exit face and be incident on the exit face with an angle less than or equal to the critical angle. Consequently, light loss due to TIR at the exit face is reduced or eliminated. In a further embodiment, to insure that light striking a sidewall is reflected within the substrate and does not pass through the sidewall, a sidewall or sidewalls of a substrate may also be coated with a reflective material that reflects light to prevent the exitance of light through the sidewall.
While the etendue equation shows that theoretically 100% of the light that passes from the quantum well region of the LED into the substrate of the LED can exit the substrate through the exit face, various embodiments may cause lesser amounts of light to exit the exit face while still providing significant improvements over prior LED light emissions. For example, light emitted from the exit surface of the LED may be emitted from the exit surface with a cone half angle of 10-60 degrees with approximately 79% efficiency (there is approximately a 21% efficiency loss due to fresnel losses for a silicon carbide substrate material of 2.73 index of refraction) with a desired intensity profile, exitance profile or other light output profile.
Fresnel losses (e.g. losses at the interface between two mediums such as at the exit face of an LED and air or other medium) occur when light traverses from a medium of higher index to a medium of lower index. Normal incident fresnel losses are described by the equation:
(N1−N2)2)/((N1+N2)2),
wherein N1 and N2 are the indices of refraction of the two mediums. As an example, for an LED having a silicon carbide substrate, N1=2.73 (approximate IOR of silicon carbide), N2=1 (approximate IOR of air), yielding Fresnel losses of approximately 21.5%. If the LED utilizes GaN in the quantum well region, Fresnel losses at the interface between the quantum well region (N1=2.49) and the silicon carbide substrate (N2=2.73) will be 0%. Fresnel losses at the exit face to air interface may be reduced or overcome with anti-reflective coatings.
The size of the exit face of an LED substrate can be selected to conserve radiance. The passage of light along an optic path, either within a single medium or from one medium to another, is governed by the law of Conservation of Radiance, also referred to as the Brightness Theorem, which is expressed by the Etendue equation:
Φ1=light flux (lumens) of region 1
The area of the exit face of a shaped substrate can be selected to conserve radiance of light entering the substrate from the quantum wells for a desired half angle. Consequently, light can be emitted in a desired half angle with high efficiency. This is unlike traditional LEDs that both emit light with a half angle that is undesirable for many applications, therefore requiring additional optical devices to shape the light; and, emit a significant percentage of light through the sidewalls because the exit face is not large enough to conserve radiance; while also suffering absorption losses due to the light never escaping the substrate.
Furthermore, the passage of light from a medium of one index of refraction to a medium of a different IOR is governed by Snell's Law. Snell's law defines the relationship between the angle of approach of a light ray as measured from the normal to the interface surface, and the angle of departure of that ray from the interface, as a function of the indices of refraction of both media.
Snell's Law: N1 sin(Θ1)=N2 sin(Θ2) [EQN. 2]
Θ1=angle of incidence of ray approaching interface surface
N1=IOR of medium 1
Θ2=angle of refraction of ray departing interface surface
N2=IOR of medium 2
In the case of the passage of light from a medium of higher IOR to a medium of lower IOR, the maximum angle at which a light ray may strike the interface surface between the media and still pass through the interface is called the critical angle. Fundamentally, light originating from the medium of higher IOR must approach the media interface at angles not exceeding the critical angle if the light is to pass through the interface and into the medium of lower IOR. For example, in an LED comprised of a substrate and a quantum well region, the substrate medium and the quantum well medium may form an interface that light generated by the quantum well regions traverses. Rays that approach at angles greater than the critical angle will be reflected back within the medium of higher IOR at the interface between the media and will not pass into the medium of lower IOR. This is referred to as total internal reflection (“TIR”).
In a typical GaN LED, the quantum well region has an IOR of approximately 2.49. When these layers are constructed on a sapphire substrate with an IOR of 1.77, the light that can be transmitted into the sapphire is inherently limited by the application of Snell's law and the Brightness Theorem. For LEDs with a substrate of silicon carbide, which may have an IOR of approximately 2.73, the quantum well region has a lower IOR (e.g. approximately 2.49) than the silicon carbide, and therefore Snell's law does not prohibit any of the generated light from passing into the silicon carbide.
In traditional LEDs, a significant portion of light encountering a substrate to air interface will be trapped in the substrate due to TIR. In some cases, a separate optical device (e.g. a solid plastic dome or lens) is used to increase the IOR of the medium into which light passes from the substrate, reducing TIR in the substrate.
These separate optical devices may still suffer from losses due to TIR, and the extraction efficiency of domes remains relatively low. Moreover, the use of a dome requires additional steps in manufacturing after the LED is formed. Embodiments of shaped substrate LEDs, on the other hand, can be shaped to minimize or eliminate light loss due to TIR at the exit face of the substrate.
According to one embodiment, the exit face of the substrate can be spaced from the interface with the quantum well region by a distance so that none of the rays with a direct transmission path to the exit face experience TIR at the exit face. Additionally, the sidewalls can be shaped to reflect rays encountering the sidewalls to the exit face with an angle of incidence at the exit face that is not greater than the critical angle, thus allowing all internally reflected rays to exit the exit face of the LED substrate as well.
LED 20 can be a wire bond, flip chip or other LED known or developed in the art. In
Φ1=light flux traversing interface 50;
Φ2=light flux exiting exit face 55, Φ1=Φ2 for conservation of brightness;
Ω1=effective solid angle whereby light traverses interface 50;
Ω2=effective solid angle whereby light leaves exit face 55;
A1=area of interface 50;
A2=area of exit face 55;
n1=refractive index of material of substrate 10;
n2=refractive index of substance external to substrate 10 (e.g. air or other medium).
A2 represents the minimum surface area of exit face 55 such that light is conserved per the above equation.
Assume, for example: quantum well region 15 forms a 1 mm square so that interface 50 has an area approximately 1 mm square, n1=1.77, n2=1, Ω1=3, Ω2=1, then A2 must be at least 9.3987 mm2 to conserve radiance (i.e. the minimum size of exit face 55 so that all of the light traversing interface 50 can be emitted from exit face 55 for a desired half angle). While in this example the effective solid angles are given, methods for determining Ω1 and Ω2 for a desired half angle are discussed below in conjunction with
A2 according to EQN. 1 is the minimum possible size for a given output cone angle or Emission Half Angle to conserve radiance. Consequently, to conserve radiance, A2 should be at least the size determined from EQN. 1, but may be larger. For example, A2 may be made slightly larger to compensate for tolerances in the manufacturing process, errors in the size or shape of quantum well region 15 or other factors.
In the case where A2 is made larger than the value determined by equation 1, flux will be conserved, but exitance (defined as flux per unit area) may be reduced from the maximum attainable value.
To reduce the area of the exit face, however, it may be desirable to make A2 be as small as possible. For example, A2 may be within 5% of the minimum area needed to conserve radiance. If some light power (luminous flux) may be sacrificed, A2 can be smaller than the size dictated by the conservation of radiance. As one example, for one embodiment having a 1 mm by 1 mm square interface 50, exit face 55 can be 2.5 mm2 to 5 mm2 (e.g., 4.62 mm2). As another example, for an embodiment having 0.3 mm×0.3 mm interface 50, exit face 55 can be 0.2 mm2 to 0.5 mm2 (e.g., 0.42 mm2). It should be noted, however, the size ranges provided in the previous examples are provided by way of example only, and various embodiments can have a variety of sizes smaller than or greater than the example ranges. In one embodiment, however, A2 is at least 70% of the value as determined by EQN. 1.
Furthermore, the shape of exit face 55 may be different than that of interface 50.
The distance between interface 50 and exit face 55 of substrate 10—referred to as the “height” herein, though the distance may extend in other directions than the vertical—may be selected to reduce or minimize TIR of light rays traveling directly from interface 50 to exit surface 55. TIR occurs when light is incident on the surface with an angle of incidence greater that critical angle, which is defined by:
n
1 sin(θc)=n2 sin(90) [EQN. 2]
where n1=IOR of substrate 10;
n2=IOR of the medium external to the exit face of substrate 10 (e.g., air or other substance); and
θc=the critical angle.
For example, if n1=1.77 and n2=1, then θc=34.4 degrees. Accordingly, the height of substrate 10 can be selected to limit the critical angle of rays incident on exit surface 55 to a range between normal to exit surface 55 and less than or equal to the critical angle.
Referring to
The limiting ray for selecting height, according to one embodiment, is the ray that travels the longest straight line distance from interface 50 to exit face 55 and is incident on exit face 55 at the critical angle. There may be more than one ray that can be selected as the limiting ray. In a square or rectangular configuration this is the ray that enters substrate 10 at a corner of interface 50 and travels in a straight line to the diagonally opposite corner of exit face 55 such that the ray would be incident on exit face 55 at the critical angle.
Returning to
Broadly speaking, the sidewall shapes are determined so that any ray incident on a sidewall is reflected to exit face 55 and is incident on exit face 55 at the critical angle or less (i.e., so that there is no loss due to internal reflection at exit face 55). This is shown in
Turning to
According to one embodiment, each sidewall can be divided into n facets with each facet being a planar section. For example, sidewall 100 is made of fifteen planar facets 102a-102o rather than a continuous curve. The variables of each facet can be iteratively adjusted and the resulting distribution profiles analyzed until a satisfactory profile is achieved as described below. While the example of fifteen facets is used, each sidewall can be divided into any number of facets, including twenty or more facets. In another embodiment, the sidewall can be divided into three facets as described below.
Each facet can be analyzed with respect to reflecting a certain subset of rays within a substrate. This area of interest can be defined as an “angular subtense.” The angular subtense for a facet may be defined in terms of the angles of rays emanating from a predefined point. The point selected can be one that will give rays with the highest angles of incidence on the facet because such rays are the least likely to experience TIR at the facet.
In a substrate with a square shaped interface area, for example, this will be a point on the opposite edge of the interface.
According to one embodiment, for a selected A1, A2, and height, the maximum of angle 95 of any ray that will be incident on a given sidewall (e.g., sidewall 100) without being previously reflected by another sidewall can be determined. In this example, ray 110 emanating from point 115 establishes the maximum angle 95 for sidewall 100. If the maximum of angle 95 is 48 degrees and there are 15 facets for sidewall 100, each facet (assuming an even distribution of angular subtenses) will correspond to a 3.2 degree band of angle 95 (e.g., a first facet will be the area on which rays emanating from point 115 with an angle 95 of 0-3.2 degrees are incident, the second facet will be the area on which rays emanating at point 115 with an angle 95 of 3.2-6.4 degrees are incident, and so on).
For each facet, the exit angle, facet size, tilt angle, or other parameter of the facet can be set so that all rays incident on the facet experience TIR and are reflected to exit surface 55 such that they are incident on exit surface 55 with an angle of incidence of less than or equal to the critical angle. The sidewalls can also be shaped so that a ray viewed in a cross-sectional view only hits a side wall once. However, there may be additional reflection from a sidewall out of plane of the section. For a full 3D analysis, a ray that strikes a first sidewall near a corner, may then bounce over to a second side wall, adjacent to the first, and from there to the exit face. A curve fit or other numerical analysis may be performed to create a curved sidewall shape that best fits the desired facets. In
To optimize the variables for each facet, a simulated detector plane 120 can be established. Detector plane 120 can include x number of detectors to independently record incident power. A simulation of light passing through the substrate may be performed and the intensity and irradiance distributions as received by detector plane 120 analyzed. If the intensity and irradiance distributions are not satisfactory for a particular application, the angles and angular subtenses of the facets can be adjusted, a new curved surface generated and the simulation re-performed until a satisfactory intensity profile, exitance profile or other light output profile is reached. Additional detector planes can be analyzed to ensure that both near field and far field patterns are satisfactory. Alternatively, the simulation(s) can be performed using the facets rather than curved surfaces and the surface curves determined after a desired light output profile is reached. In yet another embodiment, the sidewalls can remain faceted and no curve be generated.
According to another embodiment, the sidewall shape can be selected based on multiple parabolas with each planer facet representing a linear approximation of a portion of a parabola. For example,
In one embodiment, when fabricating a sidewall or calculating the angular substense of a sidewall, finer substenses may be used towards the base of the sidewall (i.e. nearer the quantum well region) because the effects of the substense are greater or more acute upon reflection near the base, and thus finer subtenses allow for a sidewall with better TIR properties, whereas further from the base, where the effects of the subtenses are less, the subtenses may be coarser. Thus, facets of a sidewall may be numerically greater towards the base of a shaped substrate LED. In one embodiment, a sidewall may have 20 or more facets, with finer facets at the base of the sidewall, wherein the facets approximate one or more subtenses.
A facet can be a linear approximation of a portion 417 of parabola 415. The parameters of parabola 415 can be adjusted until portion 417 achieves the desired goal of all rays incident on portion 417 reflecting to exit face 430 such that the rays have an exit angle 440 of less than the critical angle. Each facet can be formed from a parabola having different parameters. Thus, a facet for one angular subtense may be based on a parabola rather than an adjoining facet. A 20-facet sidewall, for example, may be based on 20 different parabolas.
More specifically,
For example, a user can specify the LED size (i.e., the area of the interface between the substrate and quantum well region) and the material index. Using the example of an LED having a size of 1, and an index of refraction 1.77, a row in screen 500 can be completed as follows. The user can specify an exit angle in air (assuming air is the medium in which the LED will operate) in column 550. In the example of the first row, the user has selected 55.3792 degrees. The exit angle in the substrate can be calculated as sin(55.3792/180*π)/1.77 or 0.4649323 radians, column 540a. Column 540b can be calculated as a sin(0.4649323)/π*180=27.2058407. The focus of the parabola can be calculated as 1(size)/2*(1+cos(π/2−27.2058407/180*π))=0.732466. Angular subtense column 565 can be calculated based on the number in the next column (representing the relative size of a particular facet) as (90−27.7058047)/20=3.114708. Theta column 570 can calculated using a selected number of facets (in this example 20). For example, in the first row theta is calculated as (90−27.7058407)+3,114708*20=124.5883. The radius of the parabola (column 575) for the first facet can be calculated as 2*0.732466/(1+cos(124.5883/180*π)). The contents of coordinate transformation columns 577 can be calculated as follows for the first row: x=−3.3885*cos(124.5883/180*π)=1.923573; y=−3.3885*sin(124.5883/180*π)=2.789594, X=1.923573*cos(27.7058407/180*π)+2.789594*sin(27.7058407/180*π); Y=2.789594*cos(27.7058407/180*π)−1.923573*sin(27.7058407/180*π)−1(size)/2=1.075452 and Y′=−Y. The X, Y coordinates can then be used as data point inputs for a shape fitting chart in Excel. For example graph 510 is based on the data points in the X and Y columns (with the Y column values used as x-axis coordinates and the X column values used as y-axis coordinates in graph 510). In addition to the X and Y values a starting value can be set (e.g., 0.5 and 0). The shape from graph 510 can be entered into an optical design package and simulations run. If a simulation is unsatisfactory, the user can adjust the values in spreadsheet 500 until a satisfactory profile is achieved.
In one embodiment, when a satisfactory light transmission efficiency and irradiance and intensity profiles are achieved, a LED with a substrate having the specified parameters can be produced. An example of such a LED is shown in
The shape of each sidewall, in this embodiment, is a superposition of multiple contoured surfaces as defined by the various facets. While a curve fit may be performed for ease of manufacturability, other embodiments can retain faceted sidewalls. While in
Returning to
Turning to
R
c
=R*Sin(θ) [EQN. 3]
The area equals:
A
3
=πR
c
2=π(R*Sin(θ))2 [EQN. 4A]
The area A3 is the projected area of the solid angle as it intersects the sphere. The area A3 is divided by the projected area of the hemisphere (Ah=πR2) and the quotient is multiplied by the projected solid angle of the full hemisphere (equal to π) to obtain the projected solid angle Ω, such that:
For interface 50 of
In the above example, the solid angle is determined using equations derived from a Lambertian source modeled as a point source. These equations do not consider the fact that light may enter a substrate from a quantum well region through an interface that may be square, rectangular, circular, oval or otherwise shaped. While the above-described method can give a good estimate of the solid angle, which can be later adjusted if necessary based on empirical or computer simulation testing, other methods of determining the effective solid angle can be used.
n
2 Sin(α1)=n1 Sin(β1) [EQN. 6]
where n1 is the IOR of shaped substrate 160;
n2 is the IOR of the material (typically air) into which the light is projected from shaped substrate 160;
α1 is the half angle at the exit face in the medium external to the substrate (typically air);
β1 is the desired half angle in the substrate.
For example, if the desired half-angle α1 is 30 degrees, and a shaped substrate having an IOR of 1.77 is projecting into air having an IOR of 1, then β1=16.41 degrees. A similar calculation can be performed for a ray projecting from a point on the long and short sides of entrance face 150. For example, as shown in
Using the angles calculated, the location of an effective point source can be determined. For a square interface 150, of length l1, the effective point source will be located X=0, Y=0 and
Where Zeps is the distance the effective point source is displaced from entrance face 150 of shaped substrate 160.
The X, Y and Z distances from the effective point source to points F1 and F2 can be calculated assuming F1 intersects a sphere of unity radius according to:
X
F1=cos(ψ1)sin(β1) [EQN. 8]
Y
F1=sin(ψ1)sin(β1) [EQN. 9]
Z
F1=cos(β1) [EQN. 10]
XF2=0 [EQN. 11]
Y
F2=cos(ψ2)*sin(β1) [EQN. 12]
Z
F2=cos(β1) [EQN. 13]
where ψ1 the angle of the diagonal ray in the X-Y plane (45 degrees for a square) and where ψ2=90 degrees for a ray projecting from the middle of a side parallel to the X axis as shown in
As one illustrative example, using the above method to project light with a half-angle of 30 degrees using a LED having a substrate with a square shaped interface and exit face yields an effective solid angle of 0.552 steradians to the target in air. By contrast, the use of the traditional circular projected area with a 30 degree half angle projection specification would yield an effective solid angle of 0.785 steradians. When these values are then used in EQN. 1, for given IORs and flux, the traditional (circular) calculation yields a required exit area that is undersized by about 30%. If one were to design a system using this approach, the applicable physics (i.e. the conservation of radiance) would reduce the light output by 30% over the optimum design. Conversely, using the corrected effective solid angle described above calculates an exit face area that will produce 42% more light output than is achievable with the circular calculation.
Although particular methods of determining the effective solid angle for a LED are described above, any method known or developed in the art can be used. Alternatively, the minimum surface area to conserve light can be determined empirically. Moreover, while the minimum surface area calculations above assume light is entering the substrate across the entire surface of the interface between the non-substrate layer and the substrate, in physical devices, light may not enter the substrate in an even distribution across the entire surface of the interface. The calculations of the minimum area of the exit face can be adjusted to account for the actual distribution of light traversing the interface, rather than being based entirely on the size of the area of the interface. In one embodiment, the actual area of the interface through which light enters the substrate can be used as A1.
Embodiments of LEDs can project light into a desired cone angle of 10-60 degrees with a theoretical efficiency of up to 89% (meaning that 89% of the light entering the substrate is emitted in the desired half-angles with 11% fresnel loss) depending on substrate material and Fresnel losses. The efficiency can be 100% without fresnel losses. Even at only 70% efficiency, embodiments of LEDs provide greater efficiency than other LED technologies, while also allowing for uniform or near uniform intensity distributions at both near and far fields.
Fresnel losses at the substrate to air (or other medium) interface can be overcome by the application of anti-reflective coatings to the exit face of the substrate. Anti-reflective coatings that can be used are any that would be known to one of ordinary skill in the art and include single layer MgO or MgF, multilayer coating or other anti-reflective coatings. Through the utilization of anti-reflective coatings, Fresnel losses can be reduced or eliminated, increasing the light output efficiency of a LED.
An embodiment of a LED may have more than one exit face. For example, a shaped substrate may allow substantially all the light generated by the LED to exit the LED, but through more than a single exit face.
For a LED with two or more exit faces, it is possible for the solid angle of emission of the LED to be greater than a hemisphere (and the projected solid angle to be greater than pi). An example of this would be if instead of a single planar exit face, the LED had a four sided pyramidal set of exit faces. If the sidewalls of the substrate of the LED are shaped to direct light entering the substrate through the interface to one of the four exit faces so as to strike the exit face at an angle not greater than the critical angle, then all the light entering the substrate may exit the LED through one of the four exit faces.
Since the faces of the pyramid are not in a plane, but rather are at angles to each other, any ray that strikes an exit face at the critical angle to that exit face will refract to an exit angle of 90 degrees. The total solid angular space defined this way would then be a function of the angular relationship of the four exit faces. To satisfy the etendue equation, the four exit faces in this example would have to have a total surface area at least equal to the calculated value using the effective solid angle for that construction.
This multi-exit face construction may still be constructed in such a way as to conserve radiance. That is, by making the total projected exit face area equal to the calculated value, and by designing the sidewalls to provide uniform distribution of the light to each portion of the exit faces, radiance can be conserved. If the exit faces are made larger than the required value, then light entering the substrate may exit through the exit faces, with a corresponding reduction in luminous intensity.
A further embodiment of a shaped substrate with multiple exit faces is one in which the sidewalls of the shaped substrate are themselves exit faces. Depending on a point of entrance of a given light ray, it may strike a given sidewall at an angle not greater than the critical angle, and pass through that sidewall, or it may strike at an angle greater than the critical angle and be internally reflected to another face or sidewall.
If the sidewall exit faces and sidewalls are designed such that any ray entering the substrate from any point on the interface passes through a sidewall exit face, then all of the light entering the substrate will exit the substrate.
Shaped substrate LEDs with multiple exit faces may be appropriate for use in general lighting applications where broad area emission is desired. Such LEDs may be used in conjunction with additional lens or reflector elements that will direct light produced by the LED into a smaller solid angle.
The potential benefit of a shaped substrate with multiple exit faces or in which sidewalls act as exit faces is that the LED may have a smaller volume or may have a shape that is more readily manufactured—such as planar faces instead of curved surfaces.
LEDs can be arranged in an array of LEDs. An array of LEDs can be used to produce a desired amount of light and a desired light pattern. For example, LEDs may be arranged in a square or other shape. Using an array of LEDs to produce the desired amount of light may be more efficient or may consume less space than using a single LED. An array of LEDs can be formed during manufacture. For example, an array of LEDs can be formed from the same wafer. In
One advantage of using an array of LEDs is that the shaped substrates of the multiple LEDs in the array may be thinner than the shaped substrate for a single LED having the same amount of light output. Additionally, an array of smaller LEDs may be more efficient than a single LED; that is, an array of smaller LEDs that consume a certain amount of input power may produce more light than a single large LED of the same exit face size and input power.
One or more methods may be used to shape or form an LED or the substrate of an LED (or other optical device). The methods of shaping a substrate as described below are exemplary and comprise a subset of the numerous methods available. The methods described below and other methods used in the LED or optics industries may be used to produce LEDs. The methods can be used on various substrate materials including sapphire, silicon carbide, glass, or other substrate materials.
Prior to shaping a substrate material, the wafer or die including the substrate material can be prepared for shaping to provide one or more protective coatings or support layers. Generally, preparing the die for shaping can include mounting the substrate to a support structure that can act to hold the various optical devices together once formed, provide structural support during manufacturing and/or act as sacrificial layer that can be damaged during manufacture. The support structure can be made on any suitable material, which can depend on the shaping method used. Examples of support structures include glass, epoxy, sapphire, silicone or other material layer bonded to the substrate with epoxy or other adhesive materials. Examples of adhesives include, but are not limited to, Valtron AD4010-A/AD4015-B Heat Release Epoxy System (MP4010A/1015B-50) by Valtech Corporation of Sanatoga, Pa., Liofol UR 9640 by Henkel Corporation of Rocky Hill, Conn. or other adhesive. The addition of a metalized layer to either the substrate material or support structure can improve adhesion strength. For example, a 1 micron thick coating of evaporated Ti may be applied to either the substrate material or support structure to promote adhesion. Other metal layers include, but are not limited to, Titanium-Tungsten (TiW) or other layer of material that can promote adhesion.
Preparation can also include adding one or more layers of protective material to protect any metal or electric layers from damage by abrasives, chemicals, or tools. The protective layer can be selected so that the shaping process can shape the substrate material through the protective layer. According to one embodiment, the protective layer can be a resilient thermoplastic that will adhere to the outermost layer of the wafer. The material of the protective layer can be chosen based on the manufacturing methods to be employed, time constraints, and other factors. For example, a relatively tacky protective layer may be suitable for a wire saw shaping method, but may gum up an ultrasonic shaping tool. Examples of materials that can be used as protective layer include Cookson Staystik 393 bonding adhesive and other thermoplastics. The thickness of the protective layer can depend on material used in the protective layer and manufacturing process parameters. In other embodiments, the wafer can be prepared in other manners or be left unprepared.
According to one embodiment, a wire saw can be used to cut the substrate material.
An abrasive cutting wire 906 is used to cut wafer 900 in the desired shape. By way of example, but not limitation, an abrasive cutting wire 906 of 155 microns to 250 microns in diameter with diamond particles of approximately 20 microns can be used. Those of ordinary skill in the art would understand, however, that a variety of abrasive cutting wires with various diameters, abrasive particle types, abrasive particle sizes or other features can be used to achieve a desired sidewall shape.
In operation, abrasive wire 906 and wafer 900 can be moved relative to each other along multiple axes. For example, abrasive wire 906 can be lowered in a straight vertical path while wafer 900 is moved horizontally. If the vertical speed of wire 906 remains constant, the horizontal speed of wafer 900 can be continuously adjusted to achieve the desired shape. Alternatively, the speed of wafer 900 can remain constant for short periods of time to create multiple flat facets on the sidewall. In yet another embodiment, the horizontal speed can remain constant while the vertical speed of wire 906 is adjusted to create a curved, faceted or other sidewall shape. In yet another embodiment, the speed of both wire 906 and wafer 900 can be adjusted. While, in the foregoing embodiments, the relative motion of wire 906 and wafer 900 is achieved by moving both wire 906 and wafer 900, other embodiments can include moving wire 906 and/or wafer 900 both horizontally and vertically to create the desired shape. When a set of channels 910 has been cut in one direction, wafer 900 can be rotated a select number of degrees (90 degrees in the case of a square or rectangular faced LED or other degrees of rotation for other shapes such as hexagonal shaped LEDs) and the cutting process repeated until all the sidewalls of devices made from the wafer are shaped.
A wire saw inherently produces low contact forces on the substrate and the cutting is accomplished with a low mass wire. Some advantages of using a wire saw are: (i) the shape can be programmably generated, thus eliminating any fixed tooling costs for a specific shape, and the associated lead times for obtaining that tooling; (ii) the shape can be quickly modified in response to different design conditions; (iii) programmed path can be changed to better match the designed shape as process conditions change; (iv) the wafer can be mounted, as with an epoxy adhesive, onto a sacrificial block allowing the shaped cut to be made fully through the wafer in a single operation; (v) the wafer can then be fully polished on all the sidewalls while still in the original array. As an additional advantage, shapes having curves with undercut surfaces as viewed from the top can be produced by this method.
According to one embodiment, a wire cutting system can include a wire slicing machine and a motion control system that coordinates the cutting rate into the wafer with the sideways displacement of the wafer or wire so that a given shaped cut can be made.
In one embodiment, cutting machine 1000 includes a platform 1050 that is movable by a stepper motor along an axis (referred to as the x-axis for purposes of this application). Movement can be controlled by an x-axis stepper motor that has a desired resolution. In one embodiment, the stepper motor has an axis resolution of 0.0005 inches and a precision of 0.0001 inches. Other embodiments can utilize linear actuators, brushless DC motors or other mechanism to translate the wafer or cutting wire relative to each other. Furthermore, in other embodiments a wire cutting machine can be configured so that the wire moves relative to the wafer along the x-axis.
According to one embodiment, the wire cutting machine can include cameras, sensors or other devices for determining the position of the cutting wire relative to the wafer.
In the example of
Light source 1130 can be mounted to camera mount 1123 to move with camera 1122. In an embodiment, camera 1122 is within 2 inches of the centerline of cutting wire 1010.
However, camera 1122 can be placed in any suitable location that is closer to or further from the centerline. According to one embodiment, camera 1122 can provide images with a resolution of 1 micron per pixel or better and provide image sizes of at least 800×600 pixels.
According to one embodiment, motor 1126 and y-axis encoder can be included in the Aerotech ATS100 Series (100 mm stage with BMS brushless servo motor), Part No. ATS100-100 by Aerotech, Inc. of Forest Lake, Minn., camera 1122 can be a Basler ½, C-Mount 1392×1040, 18.7 fps, Mono, CCD from Basler Inc. of Exton, Pa., tube 1128 can be a Mitutoyo to C-Mount 152.5 mm extension tube, the lens can be a Mitutoyo Telecentric Objective 10× Lens, light source 1130 can be an Advanced Illumination, SL2420 Spotlight, Bright Field, Blu 470 nm 24V-XL, from Advanced Illumination, Inc. of Rochester, Vt. Camera 1122 can be mounted to camera mount 1123 with a Basler Tripod Mount for A630, A640 Series Cameras, Aluminum type. Motor 1126 can be controlled by an Aerotech Ensemble Motion Controller (part number MP10 from Aerotech, Inc) and/or an Aerotech Ensemble Motion Controller with I/O expansion board (part number MP10-IO). Camera system 1120 can allow the center of the lens field of view to travel at least 2 inches with a straightness of motion within 5 microns over two inches.
A rotational stage 1150 can be coupled to platform 1050 to allow rotation of work piece 1105 about the z-axis. According to one embodiment, rotational stage is centered on platform 1050 within plus or minus 5 mm. Rotational stage 1150 can, according to various embodiments, have a repeatability of plus or minus 5 arc seconds. In one embodiment, rotation stage 1150 provides a liquid tight enclosure 1152 for a rotary motor (referred to as the theta-z motor) and a rotary encoder. The rotary motor rotates turntable 1154. According to one embodiment, rotation stage 1150 can be a submersible 5 inch rotary stage, part number RMS-5-11 by Newmark Systems of Mission Viejo, Calif. that includes an encoder.
A tip/tilt stage 1160 can be mounted to turn table 1154. Tip/tilt stage 1160 can include servos and pivots to adjust the angle of the work platform 1162 relative the horizontal about two-axis. While only servo 1164 is illustrated, tip/tilt stage 1160 can include additional servos to adjust work platform 1162. A clamp 1166 can close to hold work piece 1105 in place. In other embodiments, a vacuum, fasteners, adhesive or other mechanism can be used to hold work piece 1105 in place. As discussed above work piece 1105 can include a wafer that can be coupled to a sacrificial layer (referred to as a dolly, below).
During calibration, a human or robotic device can place work piece 1105 on work platform 1162 and close clamp 1166. Platform 1050, rotary stage 1150 and tip/tilt stage 1160 can align the wafer for cutting. According to one embodiment this can be achieved using information from camera 1122. The wafer can include markings or fiducials that can be registered with camera 1122 either by a human user viewing images from camera 1122 or a program processing image data from camera 1122. The fiducial marks can have any suitable configuration. By way of example, but not limitation, the marks can be crosshairs with a line width of about 10 microns and length of about 100 microns, or lines with a specified lengths (for example several millimeters). Marks can be placed proximate to the ends of a particular channel to be cut by wire 1010.
According to one embodiment, platform 1050 is moved along the x-axis and camera 1122 along the y-axis to bring a first fiducial mark into the field of view of camera 1122 to align the fiducial mark in the camera (e.g., by centering the mark, aligning the mark with crosshairs or by other method). Work platform 1162 can be adjusted to focus the mark. Platform 1050 and rotary stage 1150 can be adjusted as needed to align a second fiducial with camera 1122. Platform 1050 and rotary stage 1150 can be iteratively adjusted until full travel from the first fiducial to the second fiducial can be accomplished without rotary adjustment. Additionally, tip/tilt stage 1160 can be adjusted so that both marks are in focus. Alignment can be achieved with the assistance of an operator and/or image processing programs.
With the wafer in proper alignment, platform 1050 can be moved a selected amount and a test cut performed using defined parameters. The test cut is nominally in the direction of the y-axis. The wafer can be removed and examined with instruments such as a toolmakers' scope or other instruments. The angularity and offset of the cut between the first and second fiducials can be measured.
These values provide offset data that can be used to calibrate the wire position relative to the camera position. In another embodiment, after the first cut is made, wafer 1190 can be rotated by rotary stage 1150 what should be 90 degrees. The second cut can also be measured to calibrate rotary stage 1150 so that rotary stage 1150 does indeed rotate 90 degrees (within its tolerances). According to an embodiment, calibration can be performed to ensure the streets of the wafer are parallel to the axis of the cutting wire within ±2 micron from one edge of the wafer to the opposite edge, at/near the wafer centerline.
In one embodiment, the wafer can be cut multiple times parallel to a first axis and then rotated for cuts parallel to the other axis. During cutting, the motion of yoke 1040 and platform 1050 can be controlled so that wire 1010 cuts the wafer in a desired shape. The speed of wire 1010 and other cutting parameters can be selected to reduce the force on wire 1010 to minimize bowing.
According to one embodiment, management station 1350 can interface with a motor control system 1360 that can include a stepper motor controller system 1362, such as the National Instruments NI MID 7604 4 channel motor controller. The stepper motor controller system 1362 can interface with the stepper motors and encoders of cutting machine 1000 to retrieve data from encoders and forward motor control signals to the various motors. Additionally, motor control system 1360 can include a control multiplexer 1364 discussed below. Motor control system 1360 can have a variety of form factors and can be enclosed in a NEMA housing.
In general, management station 1350 can generate commands to stepper motor controller system 1362, which can, in turn, generate motor control signals to control the various motors of cutting machine 1000. In some cases, commands and data can be forwarded to the motor control system provided by cutting machine 1000 if the user wishes to use the built-in motor control routines of cutting machine 1000.
While motor control in
While, in the above embodiments, the example of particular cutting machine is used, it should be understood that other suitable cutting machines can be modified or designed to allow movement of the wafer and cutting wire relative to each to create the desired sidewall shape. While various parts and features have been described, it should be understood that such parts and features are exemplary and any cutting machine that can cut sidewall shapes as described above can be used.
During operation of a wire saw, the components of cutting machine 1000 may be exposed to a flow of coolant, such as deionized water. Additionally, particulate matter will be removed from the wafer. The various components can be selected to be sealed to protect against water and particulate matter.
While
When using diamond coated wire, there is typically no free-abrasive, so the active areas of the die are not exposed to abrasive action. Alternatively, a plain wire with free-abrasive slurry may also be used to generate the shape. In such a case, precautions can be taken to protect the active area of the die from the free-abrasive. For example, a cover can be used to protect the active areas of the die while providing slots through which the wire can move to cut the wafer. Embodiments of covers are discussed below in conjunction with
Another method of producing shaped sidewalls is to use a grinding process.
As material is removed from wafer 1700 by shaped wheel 1702, abrasive wheel 1702 is lowered to a desired depth to create channel 1704. In other embodiments, a series of wheels 1702 can be used with each wheel having shaped regions 1706 that are successively closer to the inverse of the desired LED shape. By making multiple passes, a sidewall can be made closer to the desired shape.
Either or both of the wafer and grinding wheel are moved back and forth until the desired depth of cut is achieved. Once all the streets (channels) are cut in one direction, the wafer can be rotated 90 degrees and the cuts are made in the other direction, producing a rectangular array of shaped substrates. Because of the high forces required in grinding, it can be difficult to keep the devices in alignment if the wafer is cut all the way through. Therefore, a web of material 1708 can be left to leave various devices in the array attached to each other. By way of example, but not limitation, the web can be approximately 175 to 200 microns thick. The web can be removed in subsequent processing. In other embodiments, the web can remain. In such a case, the shape of the substrate can be selected using the entrance to the web portion as the exit face of the LED (e.g., indicated by 1710). Because the sidewalls can be designed so that light does not TIR (or TIR is reduced) if region 1710 was in fact the exit face, the light will not TIR at surface 1712 of the web.
While shaped wheel 1702 is shown with shaped regions 1706 on both sides, shaped wheel 1702 may only have a shaped region 1706. In such a case, multiple passes may be needed to shape sidewalls on both sides of channel 1704. In other embodiments, multiple parallel wheels may be used to simultaneously cut multiple channels.
According to another embodiment, unshaped grinding wheels (e.g., grinding wheels without shaped region 1706) can be used to cut a desired number straight facets in the substrate material.
Multiple passes can be made or multiple wheels used to cut rows of sidewalls. Wheel 1802 can then be angled, or another wheel used, to cut on the other side of channel 1814. Once channels running in one direction are complete, channels can be cut in the perpendicular (or other direction). Sidewalls can also be cut in other orders.
In one embodiment, the three cuts for a sidewall (e.g., cut 1804, 1806 and 1808) can be made at the following angles 1, 7 and 20 degrees from the vertical. The sidewalls can then be curved through polishing to create a curve with a desired profile or the number of the cuts and their angles can be selected to create a faceted sidewall. While, in this example, three facets are used, any number of facets can be chosen and cut.
Additionally, the cuts can be made using any desired cutting mechanism, such as a wire saw, ultrasonic milling or other mechanism.
In the example of
In the embodiments of
In the foregoing embodiments, the grinding wheel cut a single angle in the substrate material. In other embodiments, however, the grinding wheel can cut any number of desired angles.
Etching describes a chemical process of removing substrate material in a highly controlled manner as to yield the appropriate shape. There are typically two types of etching methods: wet etching and dry etching. Wet etching involves using liquid-phase etchants to remove the substrate material. In dry etching, plasma etching and reactive ion etching, ions are created and imparted onto the substrate. There, either based on chemical reaction or particle momentum, material is removed from the substrate.
Starting with a wafer of substrate material (that may further include material comprising the quantum well region), a particular pattern of photoresist can be deposited on a side of the wafer. The wafer is then etched. Locations on the wafer covered with the photoresist would not be etched, whereas places without the photoresist would have material removed. There are many ways to tune the process to achieve the desired contour at the edge of the photoresist. For example, thicker layers of photoresist can be applied and then sacrificially removed during the etching process, or other sacrificial layers can be used in conjunction with the photoresist. These layers are removed over time by the etchant in such a manner as to produce the desired contour of the LED substrate. This can be exploited to accurately etch the wafer so as to produce shaped substrates. Another way is to use multiple resists and multiple etching steps. Each photoresist and etch step can be used to remove a small layer of material. Multiple small steps can be use get the desired 3D shape.
Etching parameters may be based on the substrate material. The etch rate varies depending on the etchant and the substrate. For substrate materials used in LED applications such as sapphire and silicon carbide, the etch rates using reactive ion etching can range from 250 nm to 2.5 um per min. Silicon carbide is on the upper end of the above etch rate while sapphire is on the lower end. One advantage of an etch process is that it can achieve a satisfactory surface finish that does not require subsequent polishing.
Another method of forming the sidewalls is to use ultrasonic shaping. According to one embodiment of ultrasonic shaping, ultrasonic shaping can utilize a shaped tool of a suitable hard material (e.g., aluminum or other material) that has one or more shaped bars. The shaped bars can be the shape of the material to be removed from the die. Abrasive slurry is applied to the die and the bars vibrated ultrasonically to cause the slurry to remove material from the substrate.
Tool 2002 is lowered into the wafer to the desired depth as the channels 2006 are continually worn away by abrasive slurry 2001. Tool 2002 can cut all the way through the substrate material or leave a web of material 2010 as described above. Generally, abrasive slurry 2001 can include any suitably sized particles of one or more suitable materials. By way of example, but not limitation, the slurry can be made of deionized water containing particles that are about 20-60 microns in diameter.
According to one embodiment, once all the streets in a single direction are created, the wafer is rotated relative to the tool and the streets in the other direction (typically orthogonal) are created. In other embodiments, a single channel 2006 can be cut at a time. According to yet another embodiment, tool 2002 can have a “waffle” shape that allows all the sidewalls to be cut at once.
According to another embodiment, laser ablation can be used. Laser ablation is the process of using a high power laser to produce LEDs by removing or ejecting quantum well region or substrate material. Each laser pulse will only remove a minute amount of material. The laser can be translated to remove material with each subsequent pulse. By translating in the X-Y and Z directions, a 3D shape can be removed.
According to yet another embodiment, a water jet may be used to ablate a wafer to form a substrate of the desired shape.
According to another embodiment, a particle jet can be used to ablate substrate material.
Depending on the particle size, power of the particle jet and other factors, particle jet 2406 may have a characteristic angle that is too large to form all the facets of a sidewall. However, because of the fast material removal provided by a particle jet, it can be advantageous to use a particle jet for bulk material removal or for starting the shaping process and use other methods such as etching, ultrasonic machining or grinding for finishing the sidewalls.
A cover 2440 can be used to protect areas of the wafer from the stream of particles 2406. Cover 2440 can have openings spaced to allow particles to impinge on wafer 2400 while protecting the electrical areas of the optical devices being formed. In addition to providing protection, cover 2440 can be used to restrain wafer 2400 in the tool.
While the above methods of ablating a wafer of material to form shaped substrates have been described individually, the above methods may be combined. For example, particle stream ablation or water jet ablation can be used for bulk material removal in a first pass and then ultrasonic cutting, milling, grinding, etching or other method can be used for more accurate shaping. The various methods can be used in any order to shape the optical devices.
Similarly, various other combinations of methods and techniques for removing substrate material from a wafer to produce LEDs can be used as appropriate depending on the substrate material. In addition, other methods, such as ultrasonic machining can be used to form shaped substrates. Additionally, techniques such as ultrasonic milling can be used.
While this disclosure describes particular embodiments, it should be understood that the embodiments are illustrative and that the scope of the invention is not limited to these embodiments. Many variations, modifications, additions and improvements to the embodiments described above are possible. For example, the various ranges and dimensions provided are provided by way of example and LEDs may be operable within other ranges using other dimensions. By way of example, while shaped substrates have been described in regard to sapphire and silicon carbide, other substrates that allow the passage of light may be used. For example, substrates may be made of glass or diamond. In one embodiment, substrates may be molded from moldable glass, providing a cost effective and easily shaped substrate. It is contemplated that these variations, modifications, additions and improvements fall within the scope of the invention as detailed in the following claims.
This application claims the benefit of priority under 35 U.S.C. 119(e) to U.S. Provisional Patent Application No. 61/075,972, entitled “SYSTEM AND METHODS FOR OPTICAL DEVICE SHAPING AND POLISHING” by inventor Winberg, filed Jun. 26, 2008. This application also claims the benefit of priority under 35 U.S.C. 120 as a continuation-in-part of U.S. patent application Ser. No. 11/906,194, entitled “LED SYSTEM AND METHOD” by inventors Duong et al., filed Oct. 1, 2007, and as a continuation-in-part of U.S. patent application Ser. No. 11/906,219, entitled “LED SYSTEM AND METHOD”, by inventors Duong et al., filed Oct. 1, 2007, each of which claim priority under 35 U.S.C. 119(e) to U.S. Provisional Patent Application No. 60/827,818, entitled “SHAPED LIGHT EMITTING DIODES”, by inventors Duong et al., filed Oct. 2, 2006, and to U.S. Provisional Patent Application No. 60/881,785, entitled “SYSTEM AND METHOD FOR A SHAPED SUBSTRATE LED”, by inventors Duong et al., filed Jan. 22, 2007. Each of the above referenced applications is hereby fully incorporated by reference herein.
Number | Date | Country | |
---|---|---|---|
61075972 | Jun 2008 | US | |
60827818 | Oct 2006 | US | |
60881785 | Jan 2007 | US | |
60827818 | Oct 2006 | US | |
60881785 | Jan 2007 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 11906194 | Oct 2007 | US |
Child | 12492599 | US | |
Parent | 11906219 | Oct 2007 | US |
Child | 11906194 | US |