This nonprovisional application claims priority under 35 U.S.C. § 119(a) to German Patent Application No. 10 2017 011 643.1, which was filed in Germany on Dec. 15, 2017, and which is herein incorporated by reference.
The present invention relates to an optical voltage source.
To supply sensors in exposed environments, e.g., due to high voltage or risk of explosion, it is known to optically transmit the energy and to convert it, for example, into electrical energy with a photovoltaic converter. For this purpose, optical voltage sources with a very high output voltage are required, for example a high-voltage diode, as is known from EP 2 983 213 A1, which is incorporated herein by reference.
The dissertation “Gestapelte PIN-Dioden and Resonanztunneldioden in optoelektronischen Empfängerschaltungen hoher Funktionsdichte” (“Stacked PIN diodes and resonant tunneling diodes in optoelectronic receiver circuits with high functional density” by Arthur Christoph Poloczek, 1st ed., 2011), discloses an optoelectronic receiver circuit with high functional density.
Optical voltage sources are also known from DE 198 02 402, DE 100 11 258, and US 2003/0173561, which are all herein incorporated by reference.
It is therefore an object of the present invention to provide a device which further develops the state of the art.
In an exemplary embodiment, an optical voltage source and a decoupling device are provided.
The optical voltage source has a number N of semiconductor diodes connected in series, each having a p-n junction, wherein the semiconductor diodes are monolithically integrated and together form a first stack with an upper side and an underside.
The number N of the semiconductor diodes of the first stack is greater than or equal to two.
The decoupling device has a further semiconductor diode, wherein the further semiconductor diode comprises a p-i-n junction.
The further semiconductor diode is antiserially connected with the semiconductor diodes of the first stack, wherein an underside of the further semiconductor diode is materially connected to the upper side of the first stack, and the further semiconductor diode together with the first stack forms a common semiconductor diode.
It should be noted that together, the diodes of the first stack form a so-called multi-junction photodiode or a high-voltage diode and represent the optical voltage source.
Thus, an optical, galvanically isolated power supply is provided. The semiconductor diodes of the first stack and/or the further semiconductor diode preferably are formed of a III-V semiconductor, particularly preferably GaAs.
In particular, III-V semiconductors such as GaAs very efficiently convert light with a suitable wavelength into electrical energy.
The other diode is also called a PIN diode or a high-speed photodiode. It should be noted that the further diode is formed of a plurality of stacked semiconductor layers and forms a second stack. The first stack and the second stack can be monolithically integrated.
By means of antiserially connecting the further diode with the semiconductor diodes of the first stack, the further diode is biased with a source voltage of the first stack or the optical voltage source in the locking direction or backward direction.
By means of the negative preload, that is, the negative bias, the capacitance of the further semiconductor diode is minimized so that the further diode has a particularly low capacitance at the operating point as compared to the first stack or the optical voltage source. This way, fast data transmission or a fast switching of the photo diode is made possible
Data signals are modulated onto the optical signal for the power transmission. Alternatively, data signals are transmitted by means of a specific wavelength, wherein the specific wavelength for the data transmission differs from all the wavelengths used for the power transmission.
Thus, according to the invention, a high-voltage diode, an efficient and galvanically isolated energy supplier, is combined with a high-speed power diode for data transmission, e.g., of control signals.
An advantage of the combination according to the invention is therefore, that in addition to a galvanically isolated power transmission, the overall device enables high-speed data transmission.
In a projection perpendicular to the upper side of the first stack, the further semiconductor diode covers at most 50% or at most 30% or at most 10% of the upper side of the first stack.
The further semiconductor diode has a capacitance of no more than 10 pF. Here, the capacitance value refers to an operating voltage. Preferably, the operating voltage is within a range between 1 volt and 10 volts, most preferably in a range between 2 volts and 5 volts.
The semiconductor diodes and the further semiconductor diode can be monolithically integrated.
A first contact, for example as a contact surface, is disposed on the upper side of the first stack and at a distance from the other diode. Preferably, the first contact is electrically conductively connected with a cathode of the further semiconductor diode, and with a cathode of the semiconductor diode, which adjoins the upper side of the first stack.
According to an embodiment, a second contact, e.g., a contact surface, is arranged on an upper side of the further diode.
In an embodiment, a third contact, e.g., a contact surface, is arranged on an underside of the first stack or the underside of the first stack is cohesively connected with an upper side of a carrier substrate, and a third contact, e.g., a contact surface, is disposed on the underside of the carrier substrate.
The total stack comprises a carrier substrate, wherein the underside of the first stack is cohesively connected with the upper side of the carrier substrate or with a conductive intermediate layer completely covering the upper side of the carrier substrate.
In a projection perpendicular to the upper side of the first stack, the carrier substrate preferably forms a peripheral edge around the first stack. Expressed differently, the peripheral edge forms a step with a step surface. In a further development, a third contact surface is arranged on the peripheral edge of the carrier substrate or on the step surface.
A whole-surface contact layer is preferably formed on the underside of the carrier substrate as a third contact surface. In a further development, the third contact surface is electrically conductively connected with an anode of the semiconductor diode, which adjoins the underside of the first stack.
In another development, a tunnel diode is formed between in each case two consecutive semiconductor diodes of the first sub-stack.
In one embodiment, at least two semiconductor diodes (D1, D2, DN) of the first stack (ST1) have an identical sequence of semiconductor layers, wherein the respective mutually corresponding layers of the two semiconductor diodes (D1, D2, DN) have an identical stoichiometry.
In a further development, the further semiconductor diode (Dpin) has a sequence of semiconductor layers arranged in a stacked manner, wherein the sequence is identical or not identical to the sequence of the semiconductor layers of one of the semiconductor diodes (D1, D2, DN) of the first stack. Preferably, in respect of identity, the layers of the two mutually corresponding semiconductor diodes (D1, D2, DN, DPIN) have an identical stoichiometry.
In a further development, the further diode has a cutoff frequency above 250 kHz. Preferably, the cutoff frequency is in a range between 1 MHz and 1 GHz; most preferably, the cutoff frequency is in a range between 2 MHz and 100 MHz
Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes, combinations, and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus, are not limitive of the present invention, and wherein:
The optical voltage source comprises a number N of series-connected semiconductor diodes D1, D2 to DN. The semiconductor diodes D1, D2, and DN form a first stack ST1. A second stack ST2 is arranged on the first stack ST1. The second stack ST2 comprises a further semiconductor diode DPIN. Preferably, the first stack ST1 and the second stack ST2 are monolithically integrated.
The decoupling device comprises the further semiconductor diode DPIN and an RC element formed of a resistor RD and a capacitor C for picking up a data signal Vdata. The further semiconductor diode DPIN is anti-serially connected to the semiconductor diodes D1, D2 to DN by means of a first electrical contact K1, that is, the cathode of the further semiconductor diode and the cathode of the uppermost semiconductor diode D1 of the first stack ST1 are electrically conductively connected with the first contact point K1.
The anode of the lowermost semiconductor diode DN of the first stack ST1 is electrically conductively connected with a third electrical contact K3. The anode of the further semiconductor diode Dpin is electrically conductively connected with the third contact K3 by means of a second electrical contact K2 and the resistor RD, whereby the further semiconductor diode Dpin is biased in the reverse direction by a source voltage Vsup of the optical voltage source.
Via a capacitor C, a data signal Vdata is tapped off at the second contact K2, opposite the third contact K3.
In the illustration of
The N series-connected semiconductor diodes D1, D2 to DN form a first stack ST1. On an upper side of the first stack ST1, the further diode Dpin and a contact surface as first contact K1 are arranged at a distance from one another. An underside of the further diode Dpin is cohesively connected with the upper side of the first stack ST1 and together with the first stack ST1 forms a total stack STG. A second contact surface K2 is arranged on an upper side of the further diode Dpin.
An underside of the first stack ST1 is cohesively connected with the upper side of a carrier substrate SUB as another layer of the total stack STG, wherein in a projection perpendicular to the upper side of the first stack, the carrier substrate SUB forms a peripheral edge UR around the first stack ST1. As the third contact K3, a conductive coating covers an underside of the carrier substrate SUB.
Other components, such as the RC element from
The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are to be included within the scope of the following claims.
Number | Date | Country | Kind |
---|---|---|---|
10 2017 011 643 | Dec 2017 | DE | national |
Number | Name | Date | Kind |
---|---|---|---|
4127862 | Ilegems | Nov 1978 | A |
4250516 | Worlock | Feb 1981 | A |
4368385 | Kanbe | Jan 1983 | A |
5401953 | Spencer | Mar 1995 | A |
5594237 | Kulick | Jan 1997 | A |
6013935 | Shie | Jan 2000 | A |
6154475 | Soref | Nov 2000 | A |
6453105 | Johnson | Sep 2002 | B1 |
6879014 | Wagner | Apr 2005 | B2 |
6999670 | Gunn, III | Feb 2006 | B1 |
7812249 | King | Oct 2010 | B2 |
8742251 | Werthen et al. | Jun 2014 | B2 |
8828769 | Quick | Sep 2014 | B2 |
9557585 | Yap | Jan 2017 | B1 |
9673343 | Fafard | Jun 2017 | B2 |
9741874 | Fuhrmann | Aug 2017 | B2 |
9806112 | Celo | Oct 2017 | B1 |
10361330 | Derkacs | Jul 2019 | B2 |
10388817 | Fafard | Aug 2019 | B2 |
10403778 | Derkacs | Sep 2019 | B2 |
20030141518 | Yokogawa | Jul 2003 | A1 |
20030173561 | Sieben | Sep 2003 | A1 |
20050018331 | Pautet | Jan 2005 | A1 |
20060159383 | Jones | Jul 2006 | A1 |
20080267237 | Hall | Oct 2008 | A1 |
20110108081 | Werthen et al. | May 2011 | A1 |
20120007102 | Feezell | Jan 2012 | A1 |
20120313201 | Hebert | Dec 2012 | A1 |
20160308085 | Guter | Oct 2016 | A1 |
20160343704 | Fuhrmann | Nov 2016 | A1 |
20160365470 | Guter | Dec 2016 | A1 |
20170084757 | Fuhrmann | Mar 2017 | A1 |
20180019269 | Klipstein | Jan 2018 | A1 |
20180241478 | Guter | Aug 2018 | A1 |
20190058074 | Fuhrmann | Feb 2019 | A1 |
Number | Date | Country |
---|---|---|
201393213 | Jan 2010 | CN |
19802402 | Feb 1999 | DE |
10011258 | Sep 2001 | DE |
1936700 | Jun 2008 | EP |
2983213 | Feb 2016 | EP |
3324451 | May 2018 | EP |
Entry |
---|
Arthur Christoph Poloczek, 1st ed., 2011 dissertation “Gestapelte PIN-Dioden und Resonanztunneldioden in optoelektronischen Empfaengerschaltungen hoher Funktionsdichte/Stacked PIN diodes and resonant tunneling diodes in optoelectronic receiver circuits with high functional density”. |
German Search Report for German Application No. 10 2017 011 643.1 dated Sep. 5, 2018 with English translation. |
Ishigaki et al, “A new optically-isolated power vonverter for 12V gate drive power supplies applied to high voltage and high speed switching devices.” 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), IEEE, Mar. 26, 2017, pp. 2312-2316. |
Emelyanov et al, “Photovoltaic optical sensors for high-power conversion and information transmission”, Proc. of Spie, vol. 10231, May 16, 2017 p. 102311B ISBN 978-1-5106-1533-5. |
Number | Date | Country | |
---|---|---|---|
20190189825 A1 | Jun 2019 | US |