BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of a typical super heterodyne receiver.
FIG. 2 is a block diagram of a super heterodyne receiver in accordance with the present invention.
FIG. 3 is a flow diagram for the algorithm implemented by the processor employed in the receiver of FIG. 2.