Optimization of error loops in distributed power amplifiers

Information

  • Patent Grant
  • 6972622
  • Patent Number
    6,972,622
  • Date Filed
    Monday, May 12, 2003
    21 years ago
  • Date Issued
    Tuesday, December 6, 2005
    19 years ago
Abstract
Several feed-forward RF power amplifiers configured for use in a distributed array, each having a main amplifier within a carrier null loop and an error amplifier within an error loop. Each carrier null loop includes a switch configured to selectively disable the carrier null loop, thereby disabling the carrier null loop, and injecting an actual RF signal into the error loop allowing the error loop to be optimized using the actual RF signal.
Description
FIELD OF THE INVENTION

This invention relates generally to radio frequency (RF) amplifier systems, and more particularly to an apparatus and method for optimizing error loops that attempt to reduce or eliminate intermodulation distortion (IMD) products in an array of distributed power amplifiers.


BACKGROUND OF THE INVENTION

Ideal, or theoretical, radio frequency (RF) power amplifiers act linearly, faithfully reproducing an amplified RF signal at their output without distortion. Unfortunately, in practice, physical RF power amplifiers are non-linear and add a certain amount of unwanted distortion to a signal, such distortion being realized as intermodulation distortion (IMD) products. Moreover, physical amplifiers have a finite ability to deliver gain and/or power. Thus, RF power amplifiers are often operated and configured in such a manner as to provide as much output power as possible at low cost.


In general, the cost of an amplifier increases with its maximum output power. Therefore, to maximize the cost effectiveness of a given RF power amplifier, the amplifier may be operated close to saturation to provide as much output power as possible. Operation close to saturation affords additional output power at the expense of increase IMD products.


Another manner of cost-effectively addressing the power requirements of some applications, and in particular many high power applications, is to use an array of lower cost RF power amplifiers in lieu of a single, more powerful, but more costly RF power amplifier. An array of RF power amplifiers often allows output powers beyond those attainable with a single amplifier while maintaining IMD products below the desired level. Even when such an array is used, amplifiers are operated close to saturation to reduce the number of amplifiers required in the array.


Operation of an amplifier close to saturation may increase the power of unwanted IMD products. These IMD products may cause interference within the normal operating frequency range of the amplifier, and may further impede proper transmission and reception of RF signals both within and outside the normal operating frequency range of the amplifier. Numerous techniques have been developed to reduce IMD products from amplified RF signals, including feed-forward, predistortion, and linear amplification with non-linear components (LINC), the former being briefly described hereinafter.


Recent increases in the demand for wireless communications devices have led to new frequency bands to increase capacity, such as, for example, the Universal Mobile Telecommunications System (UMTS) developed by the European Telecommunications Standard Institute for delivering 3G (third generation) services. Modern transmission protocols, such as UMTS, demand high linearity to prevent RF energy in one band from spilling over and interfering with other proximate channels. Certain modern transmission protocols also have high Peak-to-Average Power Ratio (PAR) carrier signals that make efficient linear amplifiers difficult to design.


Further, the effects of IMD products, manifested as interference and cross talk, may be compounded as a result of the close proximity of frequency bands. RF power amplifiers therefore must operate at high drive levels in order to achieve the high linearity demanded by broadband applications. Energy leakage resulting from one band spilling over into another can undesirably degrade the signal-to-noise (SNR) ratio or bit-error rate (BER) of the proximate frequency band.


In practice, it is unnecessary to completely eliminate all IMD products for a selected center frequency. Certain tolerable levels of IMD products are acceptable. When the terms “eliminate” or “reduce” are used herein with reference to the IMD products, it is understood that the IMD products should be suppressed below a certain tolerable level, even though they will not be entirely eliminated.


One common technique to reduce IMD to an acceptable level is feed-forward correction, whereby IMD products are manipulated so that at the final summing point the IMD products are substantially cancelled. Many feed-forward amplifiers use what is conventionally known as a pilot or carrier tone injection to assist in the control of the gain and phase of an error amplifier thereby minimizing IMD of a main amplifier. A carrier tone is generated and injected with the RF signal to be transmitted at the input of the main amplifier to simulate an artificial signal whose frequency content is known. The main amplifier produces a desired amplified signal and a simulated distortion product based on the carrier tone. At the output of the main amplifier, a carrier tone receiver detects the simulated distortion, not the actual distortion, and the gain and phase of the error amplifier are adjusted to minimize the simulated distortion, thereby optimizing the error loop. However, because the error amplifier is not adjusted in accordance with the actual distortion products of the RF signal, but rather with a carrier tone, the actual distortion products may not be entirely cancelled or the carrier tone may leak into the output, creating unwanted byproducts.


Another approach is to digitize the RF signals to baseband, filter out the desired frequency components, and then analyze the remaining undesired distortion components in a digital signal processor (DSP). This approach does not require the use of a carrier tone. The energy of these distortion components is located and measured in the DSP, and the error loop is adjusted until the undesired components are eliminated. For example, in one such design, a feed-forward amplification system uses mask detection compensation on an RF signal modulated according to a known modulation format. The RF signal is amplified, producing in-band frequency components and undesired out-of-band distortion components. The amplified signal is heterodyned to baseband so as to be centered about DC. A wide passband (1.25 MHz) bandpass filter is used to eliminate the in-band frequency components. A microprocessor queries a DSP for the energy at predetermined offsets (representative of an IMD location), and control signals adjust the gain-phase network, i.e., optimizes the error loop, in accordance with the out-of-band distortion components.


The above approach operates in an environment where signals are modulated according to a single known modulation format (CDMA). However, such an approach would not be well suited for detecting narrowband signals such as TDMA and their associated IMD products, in part due to the wide bandwidth of the filter (1.25 MHz).


RF signals may be modulated in accordance with one of any number of modulation formats which are well known in the art, including, TDMA, GSM, CDMA, WCDMA, QAM, and OFDM, each having differing bandwidths. For example, the bandwidth for a WCDMA signal is 3.84 MHz (wideband), and the bandwidth for a CDMA signal is 1.25 MHz. By contrast, a GSM signal has a bandwidth of 250 kHz, and a TDMA signal has a bandwidth of only 30 kHz (narrowband). If the signals are located in a PCS frequency band (1930 to 1990 MHz), a 60 MHz bandwidth is used. Thus, the bandwidth of a signal, depending on the modulation format and band used, may vary from 30 kHz to 3.84 MHz.


Thus, the implementation of a narrow band receiver in a known distortion band, i.e., a band where IMD products are known to occur, is a complex undertaking. For example, a narrowband tuner may require too much time to tune across a wide bandwidth, while a wideband tuner may not be able to detect the individual carriers of TDMA or GSM signals or their associated IMD products. In short, there is a tradeoff between the bandwidth of a tuner and the speed with which it can identify and eliminate IMD products.


Thus, the optimization of error loops in feed-forward amplifiers generally requires a rather complex approach such as carrier tone injection or implementation of narrow-band receiver in known distortion bands. Both of these approaches are undesirable from a circuit complexity standpoint or, in the case of carrier tone injection, from an interference standpoint. Such complexity, and its associated cost, is furthered by the use of a number of RF power amplifiers in an array to meet a desired amount of radiated output power for a given cost.


Therefore, a need exists for an IMD reduction technique that is easy to implement and that does not introduce unwanted signals into the output of the RF amplifiers in an array.





BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and, together with the detailed description given below, serve to explain the principles of the invention.



FIG. 1 is a block diagram of an embodiment of a distributed feed-forward radio frequency (RF) amplifier array in accordance with the principles of the present invention; and,



FIG. 2 is a schematic diagram of one of the feed-forward RF amplifiers shown in FIG. 1.





DETAILED DESCRIPTION OF THE DRAWINGS

With reference to FIGS. 1 and 2, there is shown a feed-forward RF power amplifier comprising a main amplifier within a carrier null loop and an error amplifier within an error loop. The carrier null loop comprises a switch configured to selectively disable the carrier null loop. By disabling the carrier null loop, the actual RF signal is injected into the error loop to allow optimization of the error loop using the actual RF signal. Such an amplifier, when used in an array, provides a feed-forward technique that is easy to implement and that does not introduce unwanted signals into the output of the RF amplifiers in the array.


Referring first to FIG. 1, there is shown one embodiment 10 of an amplifier system in accordance with the principles of the present invention. Amplifier system 10 is defined by an array of distributed or parallel feed-forward radio frequency (RF) power amplifiers 12a–n, there being N number of amplifiers as illustrated. Those skilled in the art will appreciate that any number of amplifiers may be used as desired in an effort to achieve a desired amount of radiated output power for a given cost without departing from the spirit of the present invention.


Coupled to the inputs and outputs of the feed-forward RF power amplifiers 12a–n are splitter 14 and combiner 16. Splitter 14 provides an input (RF IN) to amplifier system 10, dividing an input signal between the amplifiers 12a–n, while combiner 16 combines the outputs of the amplifiers 12a–n for coupling to an antenna (not shown).


Those skilled in the art will appreciate that, in other embodiments of the present invention, combiner 16 may be eliminated, the amplifiers 12a–n being coupled to respective elements of an antenna, such that the antenna combines the output of the amplifiers 12a–n through “far field summing” or “far field combining”. An example of an antenna utilizing farfield combining may be found in “Active Antenna with Interleaved Arrays of Antenna Elements” by Judd, et al., Ser. No. 10/256,860, filed Sep. 27, 2002, which is hereby incorporated by reference in its entirety, and which is assigned to the same assignee as the present invention.


It has been determined that, for a distributed amplifier system, such as amplifier system 10 comprised of a number (N) of feed-forward power amplifiers arranged in a parallel array, each amplifier may be sequentially disabled from the array and its error loop optimized. The net power lost to the array while a single amplifier is undergoing optimization may be described by the equation: 10(log(N/(N−1)), where N is, again, the number of amplifiers in the array. Thus, for example, for an array of 8 amplifiers (N=8), the power lost during optimization would be approximately 0.58 decibels (dB). Considering the optimization process may only be functional for a small percentage of time, such a power loss has been found to be acceptable.


Those skilled in the art will appreciate that any sequence, e.g., numerically, when the amplifiers are numbered, randomly, pseudo-randomly, etc., may be used in disabling the amplifiers and optimizing their error loops. Moreover, more than one amplifier may be disabled at any one given time, provided the loss in output power is acceptable. Those skilled in the art will appreciate that neither the order of disabling the amplifiers nor the number of amplifiers disabled constitutes a departure from the spirit of the present invention.


Operably coupled to each amplifier 12a–n is processor 18. Processor 18 is configured to sequentially disable each amplifier 12a–n from the array and optimize its error loop as will be described hereinafter. Moreover, such optimization may be conducted using the RF signal applied to each amplifier 12a–n in the normal course of operation or the “actual RF signal” as referred to herein, rather than a carrier tone. The use of the actual RF signal eliminates the complexity associated with carrier tone injection and the potential for interference resulting therefrom, and further eliminates the need for and difficulty of implementing a narrow-band receiver in known distortion bands.


Referring now to FIG. 2, a schematic diagram of the feed-forward RF amplifier 12a shown in FIG. 1 is illustrated. Those skilled in the art will appreciate that amplifiers 12b–n are substantially similar in construction and operation to amplifier 12a, and are not shown, as such illustration would be redundant. Processor 18 is shown for purposes of further illustration.


Amplifier 12a comprises a main amplifier 20 within a main or carrier null loop 22 and an error amplifier 24 within an error loop 26. Amplifier 12a further comprises attenuators 28, 38, power splitter or divider 30, switch 32, coupler 36, combiners or summers 40, 44, and power detectors 46, 48.


More specifically, carrier null loop 22 comprises power splitter or divider 30, main amplifier 20, switch 32, coupler 36, attenuator 38, and combiner or summer 40. Similarly, error loop 26 comprises coupler 36, attenuator 38, combiner or summer 40, error amplifier 24, and combiner or summer 44.


Coupled to error amplifier 24 and combiner or summer 44 are power detectors 46 and 48, respectively. Power detectors 46 and 48 may be root mean squared (RMS) power detection devices that are well known to those skilled in the art.


Processor 18 is operably coupled to attenuator 28, switch 32, and error amplifier 24 for purposes of controlling the attenuation, actuation, and gain and/or phase, respectively, thereof. Processor 18 is also coupled to power detectors 46 and 48 for purposes measuring the output power of error and main amplifiers 24 and 20, respectively.


In operation the feed-forward configuration of amplifier 12a isolates the intermodulation distortion (IMD) products generated by main amplifier 20 and manipulates them in error loop 26 such that the manipulated IMD products cancel the IMD products generated by main amplifier 20 when they are recombined in combiner or summer 44, resulting in an output signal with reduced IMD. The IMD products from the main and error amplifiers 20, 24 are ideally 180 degrees out-of-phase and have equal magnitude in order to achieve proper cancellation.


In the normal operation of amplifier 12a, an input signal is coupled through attenuator 28, set by processor 18 for little or no attenuation, to power splitter or divider 30, a portion of the signal then being coupled to main amplifier 20 and the rest coupled to through switch 32 to combiner or summer 40. The output of main amplifier 20 is coupled to coupler 36 that samples a portion of the output signal, coupling the signal to attenuator 38, with the rest of the signal coupled to combiner or summer 44 in carrier null loop 22. Attenuator 38 sets the level of the sampled signal, and is coupled to combiner or summer 40. The sampled signal from main amplifier 20 is combined with the original input signal in combiner or summer 40 to substantially cancel the original input signal carrier, i.e., destructive interference, resulting primarily in IMD products being coupled to error amplifier 24. The output of coupler 36 in error loop 26 is combined with the output of error amplifier 24 in combiner or summer 44, such that the result of destructive interference between IMD from the output from the main and error amplifiers 20, 24 produces an output signal with acceptable IMD.


To optimize error loop 26 of amplifier 12a, processor 18 reduces the RF input signal power by increasing the attenuation of attenuator 28. This must be done to prevent overdriving error amplifier 24 while the carrier null loop is disabled. In certain embodiments of the present invention, 20 to 30 dB of attenuation has been found to be acceptable. Processor 18 then actuates switch 32 to open-circuit or selectively disable carrier null loop 22. Such selective operation of switch 32, by disabling carrier null loop 22, provides injection of the actual RF signal into error loop 26. Processor 18 then, while monitoring power detector 46, adjusts attenuator 28 such that approximately the same power in error amplifier 24 is achieved as is present during normal operation. Processor 18 then adjusts the amplitude and phase of error amplifier 24 to minimize the power measured using power detector 48, thereby optimizing error loop 26 using the actual RF signal. Finally, processor 18 actuates switch 32, closing carrier null loop 22, and resets attenuator 28 for little or no attenuation.


Those of ordinary skill in the art having the benefit of the instant disclosure will be readily able to synthesize the necessary program code for processor 18 to sequentially disable each amplifier 12a–n from the array and optimize its error loop through the use and control of attenuator 28, switch 32, error amplifier 24, and power detectors 46,48 in the manner described herein. Again, such optimization is performed using the actual RF signal applied to each amplifier 12a–n.


Thus, embodiments consistent with the present invention provide a number of unique advantages over conventional designs. For example, such embodiments eliminate the complexity associated with carrier tone injection and the potential for interference resulting therefrom. Such embodiments also eliminate the need for and difficulty of implementing a narrow-band receiver in known distortion bands, be the bandwidth narrow or wide. In addition, such embodiments are often well suited to mass production, with a relatively low per-unit cost.


Various additional modifications may be made to the illustrated embodiments without departing from the spirit and scope of the invention. Therefore, the invention lies in the claims hereinafter appended.

Claims
  • 1. An apparatus comprising: a main amplifier within a carrier null loop and configured to receive an RF input signal;an error amplifier within an error loop;a switch disposed in the carrier null loop and configured to selectively disable the carrier null loop to provide injection of an actual RF signal amplified by the main amplifier into the error loop to allow optimization of the error loop using the actual RF signal, wherein the switch inhibits reception of the RF input signal by the error amplifier when the carrier null loop is disabled.
  • 2. The apparatus of claim 1, further comprising a power splitter disposed in the carrier null loop and coupled intermediate the switch and the main amplifier and configured to divide the RF input signal.
  • 3. The apparatus of claim 2, further comprising a coupler disposed in the carrier null loop and coupled to the main amplifier and configured to sample the output of the main amplifier.
  • 4. The apparatus of claim 3, further comprising an attenuator disposed in the carrier null loop and coupled to the coupler and configured to select the level of the sampled output of the main amplifier.
  • 5. The apparatus of claim 4, further comprising a first combiner disposed in the carrier null loop and coupled to the attenuator and the switch and configured to substantially cancel the input signal carrier during normal operation resulting in primarily IMD products being coupled to the error amplifier.
  • 6. The apparatus of claim 5, wherein the error amplifier is coupled to the first combiner.
  • 7. The apparatus of claim 6, further comprising a second combiner disposed in the error loop and coupled to the coupler and the error amplifier and configured to combine IMD products generated by the main amplifier and IMD products manipulated in the error loop, thereby producing an output signal with acceptable IMD.
  • 8. The apparatus of claim 7, further comprising a power detector coupled to the second combiner and configured to be read by a processor.
  • 9. The apparatus of claim 1, further comprising a processor, the switch controlled by the processor.
  • 10. An apparatus comprising: a main amplifier within a carrier null loop;an error amplifier within an error loop;a switch disposed in the carrier null loop and configured to selectively disable the carrier null loop to provide injection of an actual RF signal amplified by the main amplifier into the error loop to allow optimization of the error loop using the actual RF signal;a processor, the switch controlled by the processor;an attenuator, the attenuator configured to reduce the level of the actual RF signal injected into the error loop, the attenuator also controlled by the processor.
  • 11. The apparatus of claim 9, further comprising a power detector coupled to the error amplifier and configured to be read by the processor.
  • 12. An amplifier system, the system comprising: an array of amplifiers, with each such amplifier comprising: a main amplifier within a carrier null loop;an error amplifier within an error loop;a switch disposed in the carrier null loop and configured to selectively disable the carrier null loop to provide injection of an actual RF signal amplified by the main amplifier into the error loop to allow optimization of the error loop using the actual RF signal and while the carrier null loop in at least one other amplifier in the array is enabled.
  • 13. The amplifier system of claim 12, wherein each amplifier further comprises a power splitter disposed in the carrier null loop and coupled to the switch and the main amplifier and configured to divide an RF input signal.
  • 14. The amplifier system of claim 13, wherein each amplifier further comprises a coupler disposed in the carrier null loop and coupled to the main amplifier and configured to sample the output signal of the main amplifier.
  • 15. The amplifier system of claim 14, wherein each amplifier further comprises an attenuator disposed in the carrier null loop and coupled to the coupler and configured to select the level of the sampled output signal.
  • 16. The amplifier system of claim 15, wherein each amplifier further comprises a first combiner disposed in the carrier null loop and coupled to the attenuator and the switch and configured to substantially cancel the input signal carrier during normal operation resulting in primarily IMD products being coupled to the error amplifier.
  • 17. The amplifier system of claim 16, wherein the error amplifier is coupled to the first combiner in each amplifier.
  • 18. The amplifier system of claim 17, wherein each amplifier further comprises a second combiner disposed in the error loop and coupled to the coupler and the error amplifier and configured to combine IMD products generated by the main amplifier and IMD products manipulated in the error loop, thereby producing an output signal with acceptable IMD.
  • 19. The amplifier system of claim 18, wherein each amplifier further comprises a power detector coupled to the second combiner and configured to be read by a processor.
  • 20. The amplifier system of claim 12, further comprising a processor, the switch within each amplifier controlled by the processor.
  • 21. The amplifier system of claim 20, wherein each amplifier further comprises an attenuator, the attenuator configured to reduce the level of the actual RF signal injected into the error loop, the attenuator also controlled by the processor.
  • 22. The amplifier system of claim 20, wherein each amplifier further comprises a power detector coupled to the error amplifier and configured to be read by the processor.
US Referenced Citations (169)
Number Name Date Kind
3241078 Jones Mar 1966 A
3689752 Gilbert Sep 1972 A
4124852 Steudel Nov 1978 A
4156283 Gilbert May 1979 A
4246585 Mailloux Jan 1981 A
4360813 Fitzsimmons Nov 1982 A
4566013 Steinberg et al. Jan 1986 A
4607389 Halgrimson Aug 1986 A
4614947 Rammos Sep 1986 A
4689631 Gans et al. Aug 1987 A
4825172 Thompson Apr 1989 A
4849763 DuFort Jul 1989 A
4879519 Myer Nov 1989 A
4890110 Kuwahara Dec 1989 A
4978873 Shoemaker Dec 1990 A
4994813 Shiramatsu et al. Feb 1991 A
5023565 Lieu Jun 1991 A
5034752 Pourailly et al. Jul 1991 A
5038150 Bains Aug 1991 A
5049832 Carvers Sep 1991 A
5061939 Nakase Oct 1991 A
5115409 Stepp May 1992 A
5130663 Tattersall, Jr. Jul 1992 A
5206604 Vaninetti Apr 1993 A
5230080 Fabre et al. Jul 1993 A
5247310 Waters Sep 1993 A
5248980 Raguenet Sep 1993 A
5270721 Tsukamoto et al. Dec 1993 A
5280297 Profera, Jr. Jan 1994 A
5323119 Powell et al. Jun 1994 A
5325095 Vadnais et al. Jun 1994 A
5327150 Cherrette Jul 1994 A
5355143 Zurcher et al. Oct 1994 A
5379455 Koschek Jan 1995 A
5412414 Ast et al. May 1995 A
5414383 Cusdin et al. May 1995 A
5437052 Hemmie et al. Jul 1995 A
5457557 Zarem et al. Oct 1995 A
5477187 Kobayashi et al. Dec 1995 A
5485120 Anvari Jan 1996 A
5491454 Matz Feb 1996 A
5513176 Dean et al. Apr 1996 A
5528196 Baskin et al. Jun 1996 A
5548813 Charas et al. Aug 1996 A
5554865 Larson Sep 1996 A
5568160 Collins Oct 1996 A
5596329 Searle et al. Jan 1997 A
5604462 Gans et al. Feb 1997 A
5610510 Boone et al. Mar 1997 A
5617061 Fukuchi Apr 1997 A
5619210 Dent Apr 1997 A
5621354 Mitzlaff Apr 1997 A
5621422 Wang Apr 1997 A
5623269 Hirshfield et al. Apr 1997 A
5644316 Lewis et al. Jul 1997 A
5644622 Russell et al. Jul 1997 A
5646631 Arntz Jul 1997 A
5657374 Russell et al. Aug 1997 A
5659322 Caille Aug 1997 A
5680142 Smith et al. Oct 1997 A
5691668 Yoshikawa et al. Nov 1997 A
5710804 Bhame et al. Jan 1998 A
5714957 Searle et al. Feb 1998 A
5724666 Dent Mar 1998 A
5732333 Cox et al. Mar 1998 A
5745841 Reudink et al. Apr 1998 A
5751250 Arntz May 1998 A
5754139 Turcotte et al. May 1998 A
5758287 Lee et al. May 1998 A
5760646 Belcher et al. Jun 1998 A
5770970 Ikeda et al. Jun 1998 A
5771017 Dean et al. Jun 1998 A
5774666 Portuesi Jun 1998 A
5784031 Weiss et al. Jul 1998 A
5802173 Hamilton-Piercy et al. Sep 1998 A
5808512 Bainvoll et al. Sep 1998 A
5809395 Hamilton-Piercy et al. Sep 1998 A
5825762 Kamin, Jr. et al. Oct 1998 A
5831478 Long Nov 1998 A
5832389 Dent Nov 1998 A
5854611 Gans et al. Dec 1998 A
5856804 Turcotte et al. Jan 1999 A
5862459 Charas Jan 1999 A
5867065 Leyendecker Feb 1999 A
5872547 Martek Feb 1999 A
5877653 Kim Mar 1999 A
5878345 Ray et al. Mar 1999 A
5880701 Bhame et al. Mar 1999 A
5884147 Reudink et al. Mar 1999 A
5889494 Reudink et al. Mar 1999 A
5892397 Belcher et al. Apr 1999 A
5900778 Stonick et al. May 1999 A
5912586 Mitzlaff Jun 1999 A
5923214 Mitzlaff Jul 1999 A
5929703 Sehier et al. Jul 1999 A
5929823 Martek et al. Jul 1999 A
5933113 Newberg et al. Aug 1999 A
5933766 Dent Aug 1999 A
5936577 Shoki et al. Aug 1999 A
5959499 Khan et al. Sep 1999 A
5966094 Ward et al. Oct 1999 A
5969689 Martek et al. Oct 1999 A
5986499 Myer Nov 1999 A
5987335 Knoedl, Jr. et al. Nov 1999 A
6008763 Nystrom et al. Dec 1999 A
6016123 Barton et al. Jan 2000 A
6018643 Golemon et al. Jan 2000 A
6020848 Wallace et al. Feb 2000 A
6037903 Lange et al. Mar 2000 A
6043790 Dereryd et al. Mar 2000 A
6046635 Gentzler Apr 2000 A
6047199 DeMarco Apr 2000 A
6052023 Myer Apr 2000 A
6055230 Feuerstein et al. Apr 2000 A
6070090 Feuerstein May 2000 A
6072364 Jeckeln et al. Jun 2000 A
6072434 Papatheodorou Jun 2000 A
6091295 Zhang Jul 2000 A
6091360 Reits Jul 2000 A
6091715 Vucetic et al. Jul 2000 A
6094165 Smith Jul 2000 A
6104239 Jenkins Aug 2000 A
6104935 Smith et al. Aug 2000 A
6118335 Nielsen et al. Sep 2000 A
6118339 Gentzler et al. Sep 2000 A
6125266 Matero et al. Sep 2000 A
6137335 Proebsting Oct 2000 A
6140976 Locke et al. Oct 2000 A
6141390 Cova Oct 2000 A
6144255 Patel et al. Nov 2000 A
6144652 Avidor et al. Nov 2000 A
6148185 Maruyama et al. Nov 2000 A
6154641 Zhang Nov 2000 A
6157253 Sigmon et al. Dec 2000 A
6157343 Andersson et al. Dec 2000 A
6160514 Judd Dec 2000 A
6181276 Schlekewey et al. Jan 2001 B1
6188373 Martek Feb 2001 B1
6195556 Reudink et al. Feb 2001 B1
6198434 Martek et al. Mar 2001 B1
6198435 Reudink et al. Mar 2001 B1
6198460 Brankovic Mar 2001 B1
6208846 Chen et al. Mar 2001 B1
6211733 Gentzler Apr 2001 B1
6222503 Gietema et al. Apr 2001 B1
6233466 Wong et al. May 2001 B1
6236267 Anzil May 2001 B1
6236837 Midya May 2001 B1
6236849 Reudink et al. May 2001 B1
6240274 Izadpanah May 2001 B1
6246674 Feuerstein et al. Jun 2001 B1
6255903 Leffel Jul 2001 B1
6269255 Waylett Jul 2001 B1
6275685 Wessel et al. Aug 2001 B1
6285251 Dent et al. Sep 2001 B1
6285255 Luu et al. Sep 2001 B1
6304140 Thron et al. Oct 2001 B1
6337599 Lee Jan 2002 B2
6342810 Wright et al. Jan 2002 B1
6353360 Hau et al. Mar 2002 B1
6356146 Wright et al. Mar 2002 B1
6359508 Mucenieks Mar 2002 B1
6377558 Dent Apr 2002 B1
6377785 Ogino Apr 2002 B1
6414545 Zhang Jul 2002 B1
6424214 Sera et al. Jul 2002 B2
6424215 Rice Jul 2002 B1
6456160 Nakayama et al. Sep 2002 B1
6512417 Booth et al. Jan 2003 B2
Foreign Referenced Citations (18)
Number Date Country
0 551 556 Jul 1993 EP
0 639 035 Feb 1995 EP
0 713 261 May 1996 EP
0 878 974 Nov 1998 EP
0 998 026 Mar 2000 EP
0 994 567 Apr 2000 EP
1 111 821 Jun 2001 EP
0 948 131 Mar 2002 EP
2 286 749 Aug 1995 GB
08-102618 Apr 1996 JP
11-330838 Nov 1999 JP
WO 9526116 Sep 1995 WO
WO 9534102 Dec 1995 WO
WO 9744914 Nov 1997 WO
WO 9811626 Mar 1998 WO
WO 9839851 Sep 1998 WO
WO 9809372 Jan 1999 WO
WO 9850981 Apr 2001 WO
Related Publications (1)
Number Date Country
20040227570 A1 Nov 2004 US