Quickturn and Cadence's Opposition to Mentor's Preliminary Injunction—Case No. C-00-03291 (SI) Redacted, Executed Feb. 5, 2001. |
Declaration of Prof. Scott A. Hauck In Opposition to Mentor's Preliminary Injunction—Case No. C-00-03291(SI) Unredacted, Executed Feb. 1, 2001 at Seattle Washington. |
J.Rose, A.ElGamal, and A.Sangiovanni-Vincentelli; Architecture of Field-Programmable Gate Array; IEEE, vol. 81, No. 7 Jul. 1993. |
R.Cliff, B.Ahanin, L.Cope, F.Heile, R.Ho, J. Juang, C.Lytle, S.Mashruwala, B.Pedersen, R.Raman, S.Reddy, V.Singhal, C.K.Sung, K. Veenstra, A.Gupta; A Dual Granularity and Globally Interconnected Architecture For A Programmable Logic Device; IEEE 1993, Custom Integrated Circuits Conference. |
R.Amerson, R.Carter, W.Culbertson, P.Kuekes, G.Snider; Plasma: An EPGA For Million Gate Systems, FPGA 1996. |
A.Agarwal and D.Lewis; Department of Electrical and Computer Engineering; 2nd International ACM/SIGDA Workshop on Field-Programmable Gate Arrays; FPGA 1994. |
Rick Amerson and Phil Kuekes, “A Twenty-Seven Chip MCM-C” International Conference and Exhibition (Colorado, Apr. 1994) vol. 2256, pp. 578-582. |
D.Hill, D. Cassiday; Preliminary Description of Tabula Rase, an Electrically Reconfigurable Hardware Engine; IEEE International Conference on Computer Design: VLSI in Computers & Processors 1990; pp. 391-395. |
Pak K. Chan and Martine D.F. Schlag “Architectural Tradeoffs in Field-Programmable-Device-Based Computing Systems” IEEE Workshop on FPGAs for Custom Computing Machines (California, Apr. 1993) pp. 152-161. |
Jonathan Rose, Robert J. Francis, David Lewis, and Paul Chow “Architecture of Field-Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency” IEEE Journal of Solid-State Circuits (Oct. 1990) vol. 25, No. 5, pp. 1217-1225. |
Xilinx, Inc., “Boundary Scan in XC4000 Devices” The Programmable Logic Data Book (1993) pp. 8-25-8-35. |
Stephen Walters “Computer-Aided Prototyping for ASIC-Based Systems” IEEE Design & Test of Computers (Jun. 1991) pp. 4-10. |
Tom Kean and John Gray “Configurable Hardware: Two Case Studies of Micro-Grain Computation.” Systolic Array Processors (1989) pp. 310-319. |
Richard W. Weiler, Zaifu Zhang, and Robert D. McLeod “Emulating Static Faults Using a Xilinx Based Emulator” IEEE Symposium on FPGAs for Custom Computing Machines (California, Apr. 1995) pp. 110-115. |
The Technical Staff of Altera Corporation “Erasable Programmable Logic Devices” Field-Programmable Gate Array Technology (1994) pp. 186-193. |
L. Burgun and F. Reblewski “First Generation of Meta-Systems Equipment Emulators” Symposium on New Machine Architectures (France, 1996) 24 pp. (English translation 24 pp.). |
Ubaid R. Khan, Henry L. Owen, and Joseph L.A. Hughes “FPGA Architectures for ASIC Hardware Emulators” Proceedings of the Sixth Annual IEEE International ASIC Conference and Exhibit (1993) pp. 336-340. |
J. Viitanen and T. Kean “Image Pattern Recognition Using Configurable Logic Cell Arrays” New Advances in Computer Graphics (Japan, 1989) pp. 355-368. |
Tom Kean, John Gray, and Bernard Pruniaux “Implementation of Configurable Hardware Using Wafer Scale Integration” International Conference on Wafer Scale Integration (California, Jan. 1990) pp. 68-73. |
P. Bertin, D. Roncin, and J. Vuillemin “Introduction to Programmable Active Memories” Systolic Array Processors (Mar. 1989) pp. 301-309. |
Bernard S. Landman and Roy L. Russo “On a Pin Versus Block Relationship For Partitions of Logic Graphs” IEEE Transactions on Computers (Dec. 1971) vol. C-20, No. 12, pp. 1469-1479. |
Dwight Hill and Nam-Sung Woo “The Benefits of Flexibility in Lookup Table-Based FPGA's” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. (Feb. 1993) vol. 12, No. 2, pp. 349-3535. |
W. Bruce Culbertson, Toshiki Osame, Yoshisuke Otsuru, J. Barry Shackleford, and Motoo Tanaka “The HP Tsutsuji Logic Synthesis System” Hewlett-Packard Journal (Aug. 1993) vol. 44, No. 4, pp. 38-51. |
Steven Casselman “Virtual Computing and The Virtual Computer” IEEE Workshop on FPGAs for Custom Computing Machines (California, Apr. 1993) pp. 43-48. |
J.F. McDonald, S. Dabral, R. Philhower, and M. E. Russinovich “Wafer Scale Integration (WSI) of Programmable Gate Arrays (PGA's)” International Conference on Wafer Scale Integration (California, Jan. 1990) pp. 329-338. |
Agarwal, Aditya A. and Lewis, David M., “Routing Architectures for Hierarchical Field Programmable Gate Arrays,” 2nd ACM/SIGDA Workshop on Field-Programmable Gate Arrays, 1994, pp. 1-10, sponsored by ACM Special Interest Group on Design Automation (SIGDA) with support from Actel, Altera, and Xilinx. |
Amerson, R. et al., “Plasma: An FPGA for Million Gate Systems,” FPGA, 1996, pp. 10-16, ACM, Inc., Monterey, CA, USA. |
Cliff, Richard et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device,” IEEE 1993 Custom Integrated Circuits Conference, 1993, pp. 7.3.1-7.3.5, IEEE. |
Rose, Jonathan et al., “Architecture of Field-Programmable Gate Arrays,” Proceedings of the IEEE, Jul. 1991, pp. 1013-1028, vol. 81, No. 7, IEEE. |
Hartmann, Robert, Ed., “Erasable Programmable Logic Devices,” Chapter 4 of Field-programmable Gate Array Technology (Stephen M. Trimberger, ed.), 1994, pp. 186-193, Kluwer Academic Publishers, Norwell, MA, USA. |
Whetsel, Lee, “At-Speed Board Test Simplified via Embeddable Data Trace/Compaction IC,” Conference Record, IEEE Systems Readiness Technology Conference, Sep. 24-26, 1991, pp. 307-315, IEEE, Anaheim, CA, USA. |
Wieler, Richard W. et al., “Emulating Static Faults Using a Xilinx Based Emulator,” Proceedings—IEEE Symposium on FPGAs for Custom Computing Machines, Apr. 19-21, 1995, pp. 110-115, IEEE Computer Society Press, Los Alamitos, CA, USA. |
Burgun, L. and Reblewski, F., “Première Génération d'Emulateurs Matériels Meta Systems,” Presentation at Symposium Architectures Nouvelles de Machines, Rennes—1996, 24 pp. (copies of transparencies). |
Morales, Luis, “Boundary Scan in XC4000 Devices,” The Programmable Logic Data Book, 1993, pp. 8-25-8-35, XAPP 017.002, Xilinx, San Jose, CA, USA. |
(Author Unknown), The Programmable Gate Array Data Book, 1988, 8 Sections, pp. 1-1 through 8-5, Xilinx, San Jose, CA USA. |
(Author Unknown), The Programmable Gate Array Design Handbook, First Edition, 1986, 4 sections, 3 appendices, pp. 1-1-4-32, appendices A-1 through A-10, Xilinix, San Jose, CA, USA. |
(Author Unknown), The Programmable Gate Array Logic Data Book, 1993, 10 sections, pp. 1-1-10-8, Xilinx, San Jose, CA, USA. |
U.S. application No. 08/824,535 Filed on Mar. 26, 1997. |
W.Moore, W.Luk; Field-Programmable Logic and Applications 5th International Workshop, FPI '95; Oxford, United Kingdom, Aug. 29-Sep. 1, 1995 Proceedings. |
R.Amerson, R.Carter, W.Culbertson, P.Kuekes, G.Snider; IEEE Computer Society Technical Committee on Computer Architecture; Teramac Configurable Custom Computing Palo Alto, CA 94304. |
S. Wilton, J. Rose and Z Vranesic; Architecture of Centralized Field-Configurable Memory; Department of Electrical and Computing Engineering University of Toronto; Toronto Canada. |
N. Bhat, K. Chaudhary and E. Kuh; Performance-Oriented Fully Routable Dynamic Architecture For A Field Programmable Logic Device; Electronics Research Laboratory, College of Engineering University of California Berkeley; Jun. 1993. |
E. Dobbelaere; A Gamal, D. Howland and B. Kleveland; Field Programmable MCM Systems—Design of an Interconnection Frame; First International ACMSIGDA Workshop on Field Programmable Gate Arrays; Feb. 16-18, 1992. |
Xilinx; The XC4000 Data Book; SC4000 Logic Cell Array Family; Aug. 1992. |
Xilinx; Virtex 2.5 V Field Programmable Gate Arrays; Oct. 6, 2000. |
Declaration of Prof. Scott A. Hauck in Opposition to Mentor's Preliminary Injunction; Civil Action No. C00-03291 SI; Confidential Information Redacted; Feb. 1, 2001. |
Declaration of Dr. Edward J. McCluskey in Opposition to Mentor's Preliminary Injunction; Civil Action No. C00-03291 SI; Feb. 1, 2001; Curriculum Vitae of Edward J. McCluskey. |