Patent Grant
11694616
This application is a national stage application filed under 35 U.S.C. 371 based on International Patent Application No. PCT/CN2021/083265, filed on Mar. 26, 2021, which claims priority to Chinese Patent Application No. 202010849008.0 filed on Aug. 21, 2020, the disclosures of which are incorporated herein by reference in their entireties.
The present application relates to display technologies, for example, to an organic light-emitting display panel and a driving method.
In recent years, organic light-emitting display panels have gradually become the mainstream for mobile display terminal screens and medium-and-large-sized display screens. An organic light-emitting display panel includes multiple subpixels arranged in an array. Each subpixel includes a pixel-driving circuit and a light-emitting element electrically connected to the pixel-driving circuit.
In the related art, each light-emitting element includes an anode, a hole auxiliary transport layer, a light-emitting layer, an electron auxiliary transport layer and a cathode which are stacked. To increase the density of subpixels or to prepare relatively-small-sized display panels, each of a hole auxiliary transport layer, a light-emitting layer and an electron auxiliary transport layer of light-emitting elements with different colors is an integral film layer, and each of the hole auxiliary transport layer, the light-emitting layer and the electron auxiliary transport layer of the light-emitting elements is not divided. Since each of a hole auxiliary transport layer, a light-emitting layer and an electron auxiliary transport layer of adjacent light-emitting elements is an integral film layer, when a certain light-emitting element emits light, holes injected from an anode of the light-emitting element may be partially transmitted to an adjacent light-emitting element through the hole auxiliary transport layer, so that a transverse leakage current is generated. The leakage current affects the signal voltage of the adjacent light-emitting element, thereby leading to blurring and color mixing of images.
The present application provides an organic light-emitting display panel and a driving method, so as to avoid the problem that a leakage current generated between adjacent light-emitting elements affects the display effect.
In a first aspect, an embodiment of the present application provides an organic light-emitting display panel. The organic light-emitting display panel includes a plurality of pixel units, each of the plurality of pixel units includes a plurality of subpixels with different colors; each of the plurality of subpixels includes a pixel-driving circuit and a light-emitting element electrically connected to the pixel-driving circuit; the light-emitting element includes a common layer; and common layers of adjacent light-emitting elements are disposed in a same layer and connected to each other.
For at least part of subpixel columns, adjacent two subpixels in a column direction emit different colors.
pixel-driving circuits of subpixels in a same row of pixel units are connected to a same light emission control signal line; and in a case where the light emission control signal line transmits an effective light emission control pulse, the subpixels to which the pixel-driving circuits electrically connected to the light emission control signal line belong are in a light emission stage.
The pixel-driving circuits of the subpixels in the same row of pixel units are connected to a same reset control signal line; and in a case where the reset control signal line transmits an effective reset pulse, an anode of a light-emitting element of each of the subpixels to which the pixel-driving circuits electrically connected to the reset control signal line belong is at a reset voltage, and the subpixels to which the pixel-driving circuits electrically connected to the reset control signal line belong are in a non-light-emission stage.
In a display period of each frame of image, in at least part of a period during which an i-th row of pixel units are in a light emission stage, anodes of light-emitting elements of a j-th row of pixel units are at the reset voltage to lead out a leakage current, where the leakage current is generated by the i-th row of pixel units through the common layer, where i and j are each a positive integer greater than or equal to 1, and the j-th row of pixel units and the i-th row of pixel units are adjacent two rows of pixel units.
In a second aspect, an embodiment of the present application further provides a driving method of an organic light-emitting display panel. The driving method includes steps described below.
In at least part of a light emission stage of an i-th row of pixel units, a potential of a light emission control signal line of the i-th row of pixel units is controlled to be a first level, a potential of a light emission control signal line of a j-th row of pixel units is controlled to be a second level, a potential of a reset control signal line of the i-th row of pixel units is controlled to be a third level, and a potential of a reset control signal line of the j-th row of pixel units is controlled to be a fourth level to enable anodes of light-emitting elements of the j-th row of pixel units to be at a reset voltage and the j-th row of pixel units to be in a non-light-emission stage, so as to lead out a leakage current, where the leakage current is generated by the i-th row of pixel units through a common layer.
i and j are each a positive integer greater than or equal to 1, and the j-th row of pixel units and the i-th row of pixel units are adjacent two rows of pixel units; the first level is an effective light emission control pulse; the second level is an ineffective light emission control pulse; the third level is an effective reset control pulse; and the fourth level is an ineffective reset control pulse.
According to the organic light-emitting display panel provided by the embodiment of the present application, pixel-driving circuits of subpixels in a same row of pixel units are connected to a same light emission control signal line; and in a case where the light emission control signal line transmits an effective light emission control pulse, the subpixels to which the pixel-driving circuits electrically connected to the light emission control signal line belong are in a light emission stage. The pixel-driving circuits of the subpixels in the same row of pixel units are connected to a same reset control signal line; and in a case where the reset control signal line transmits an effective reset pulse, an anode of a light-emitting element of each of the subpixels to which the pixel-driving circuits electrically connected to the reset control signal line belong is at a reset voltage, and the subpixels to which the pixel-driving circuits electrically connected to the reset control signal line belong are in a non-light-emission stage. For at least part of subpixel columns, adjacent two subpixels in a column direction emit different colors. Therefore, in a display period of each frame of image, in at least part of a period during which an i-th row of pixel units are in a light emission stage, anodes of light-emitting elements of a j-th row of pixel units are controlled to be at a reset voltage; and the j-th row of pixel units and the i-th row of pixel units are adjacent two rows of pixel units, so that the problem is solved of crosstalk caused by a leakage current between adjacent subpixels with different colors in the column direction.
The embodiment of the present application provides an organic light-emitting display panel. The organic light-emitting display panel includes multiple pixel units, and each of the multiple pixel units includes multiple subpixels with different colors for achieving color display. Each of the multiple subpixels includes a pixel-driving circuit and a light-emitting element electrically connected to the pixel-driving circuit. The pixel-driving circuit is configured to drive the electrically connected light-emitting element to emit light. The light-emitting element includes a common layer; and common layers of adjacent light-emitting elements are disposed in a same layer and connected to each other. That is, the common layer is an integral film layer without interruption between light-emitting elements. The common layer may include, for example, at least one of a hole auxiliary transport layer, a light-emitting layer or an electron auxiliary transport layer.
For at least part of subpixel columns, adjacent two subpixels in a column direction emit different colors. pixel-driving circuits of subpixels in a same row of pixel units are connected to a same light emission control signal line; and in a case where the light emission control signal line transmits an effective light emission control pulse, the subpixels to which the pixel-driving circuits electrically connected to the light emission control signal line belong are in a light emission stage.
The pixel-driving circuits of the subpixels in a same row of pixel units are connected to a same reset control signal line; and in a case where the reset control signal line transmits an effective reset pulse, an anode of a light-emitting element of each of the subpixels to which the pixel-driving circuits electrically connected to the reset control signal line belong is at a reset voltage, and the subpixels to which the pixel-driving circuits electrically connected to the reset control signal line belong are in a non-light-emission stage.
In a display period of each frame of image, in at least part of a period during which an i-th row of pixel units are in a light emission stage, anodes of light-emitting elements of a j-th row of pixel units are at the reset voltage to lead out a leakage current, where the leakage current is generated by the i-th row of pixel units through the common layer, i and j are each a positive integer greater than or equal to 1, and the j-th row of pixel units and the i-th row of pixel units are adjacent two rows of pixel units.
That is, in at least part of a period during which an i-th row of pixel units are in a light emission stage, anodes of light-emitting elements of a j-th row of pixel units adjacent to the i-th row of pixel units are at a reset voltage. The anodes are reset, and the light-emitting elements do not emit light. Therefore, if a subpixel with a certain color of the i-th row of pixel units emitting light generates a leakage current to a subpixel with a different color of the adjacent j-th row of pixel units, the leakage current can be led out due to the reset voltage of the anodes of the light-emitting elements of subpixels of the j-th row of pixel units, so that crosstalk between subpixels with different colors can be avoided.
pixel-driving circuits of subpixels in a same row of pixel units are connected to a same light emission control signal line; and in a case where the light emission control signal line transmits an effective light emission control pulse, the subpixels to which the pixel-driving circuits electrically connected to the light emission control signal line belong are in a light emission stage. As shown in
For example, if an x-th column of subpixels exist, in a column direction, adjacent two subpixels in a column direction emit different colors. x is a positive integer greater than or equal to 1. Exemplarily, adjacent two subpixels in the x-th column of subpixels are a green subpixel G and a blue subpixel B respectively. In a display period of each frame of image, in at least part of a period during which the i-th row of pixel units are in a light emission stage, anodes of light-emitting elements of the j-th row of pixel units are at a reset voltage.
The x-th column subpixel of the i-th row of pixel units emits light, and an anode of light-emitting element of the x-th column subpixel of the j-th row of pixel units is at a reset voltage and does not emit light. Referring to
Optionally, in the embodiment of the present application, in a display period of each frame of image, light emission stages of adjacent two rows of pixel units may be controlled not to overlap. To achieve good display effects, optionally, in the embodiment of the present application, in a display period of each frame of image, light emission stages of adjacent two rows of pixel units are controlled not to overlap. Therefore, in the entire light emission stage of subpixels of the i-th row of pixel units, subpixels of the j-th row of pixel units do not emit light, and anodes of light-emitting elements of the subpixels of the j-th row of pixel units are at a reset voltage, so that in the column direction, the problem is avoided of crosstalk caused by a leakage current between adjacent two subpixels with different colors in an entire light emission stage.
The arrangement of subpixels in
Light emission control signal lines (in
The light emission control signal lines connected to the odd rows of pixel units which are connected to the first scan driver circuit GIP1 provide light emission control signals row by row; the reset control signal lines connected to the odd rows of pixel units which are connected to the second scan driver circuit GIP2 provide reset control signals row by row; the light emission control signal lines connected to the even rows of pixel units which are connected to the third scan driver circuit GIP3 provide light emission control signals row by row; and the reset control signal lines connected to the even rows of pixel units which are connected to the fourth scan driver circuit GIP4 provide reset control signals row by row.
In the odd-row light emission control stage, the light emission control signal line (EMIT1, EMIT3, EMIT5) corresponding to each odd row of pixel units transmits an effective light emission control pulse (in
On the basis of the above embodiments, optionally, a display period T of each frame of image includes a data writing stage A1 and a light emission control stage A2. In the data writing stage A1 of the display period T of each frame of image, a plurality of rows of pixel units sequentially perform data writing; and after the data writing stage A1 of the display period T of each frame of image ends, the light emission control stage A2 is performed. In the light emission control stage A2, the odd rows of pixel units emit light simultaneously, and the even rows of pixel units emit light simultaneously. For example, referring to
Optionally, the light emission control stage A2 of the display period of each frame of image may be set to include multiple light emission control substages. In each of the multiple light emission control substages, the odd rows of pixel units emit light simultaneously, and the even rows of pixel units emit light simultaneously.
Optionally, on the basis of the above embodiments, a display period of each frame of image includes a data writing stage A1 and a light emission control stage A2. In the data writing stage A1 of the display period of each frame of image, a plurality of rows of pixel units sequentially perform data writing; and in the light emission control stage A2, the odd rows of pixel units emit light row by row, and the even rows of pixel units emit light row by row. The light emission stages of the adjacent two odd rows of pixel units overlap, and the light emission stages of the adjacent two even rows of pixel units overlap. For example, referring to
In the embodiment of the present application, it may be controlled that a light emission control stage of a display period of a previous frame of image overlaps a data writing stage of a display period of a next frame of image. For example, referring to
Optionally, the light emission control stage of the display period of each frame of image includes multiple light emission control substages; and in each of the multiple light emission control substages, the even rows of pixel units emit light row by row, and the odd rows of pixel units emit light row by row. The light emission stages of the adjacent two odd rows of pixel units overlap, and the light emission stages of the adjacent two even rows of pixel units overlap.
On the basis of the above embodiments, optionally, the light emission control signal line and the reset control signal line of the same row of pixel units satisfy that: the effective light emission control pulse of the light emission control signal line and the effective reset pulse of the reset control signal line do not overlap.
The specific circuit structure of the pixel-driving circuit of the organic light-emitting display panel is not limited in the embodiments of the present application, and several pixel-driving circuit structures that can achieve the beneficial effects of the present application are exemplarily provided below, but are not intended to limit the embodiments of the present application.
On the basis of the above embodiments, optionally, referring to
The data writing module 100 and the drive module 200 are electrically connected to a first node N1; the drive module 200 and the light emission control module 400 are electrically connected to a second node N2; the reset module 300 and the light emission control module 400 are each electrically connected to an anode of the light-emitting element 500; the reset module 300 is electrically connected to a reset control signal line IN; and the light emission control module 400 is electrically connected to a light emission control signal line EMIT. The data writing module 100 is configured to provide a data signal to the first node N1; the drive module 200 is configured to drive the light-emitting element 500 to emit light in a case where the light emission control module 400 is turned on; and the reset module 300 is configured to provide a reset signal U1 to the anode of the light-emitting element when an effective reset pulse is input into the reset control signal line IN (for ease of description, the same reference numeral is used for representing the reset signal and the reset voltage).
Optionally, the light emission control module 400 may include a first transistor T1; the reset module 300 includes a second transistor T2; the first transistor T1 is an NMOS transistor, and the second transistor T2 is a PMOS transistor; or the second transistor T2 is an NMOS transistor, and the first transistor T1 is a PMOS transistor; and a light emission control signal line corresponding to each row of pixel units is also used as a reset control signal line.
Referring to
On the basis of the above embodiments, optionally, a current limiting resistor R may be connected in series between the light emission control module 400 and the reset module 300, so as to prevent the first transistor T1 and the second transistor T2 from generating a large current at the moment of switching.
A control terminal of the third transistor T3 is electrically connected to a control terminal of the fifth transistor T5, a first electrode of the third transistor T3 is electrically connected to a first electrode plate of the capacitor C, a second electrode of the third transistor T3 and a second electrode of the sixth transistor T6 are both electrically connected to the second node N2, a first electrode of the sixth transistor T6 is electrically connected to the first node N1, a control terminal of the sixth transistor T6 is electrically connected to a second electrode of the fourth transistor T4, and a first electrode of the fourth transistor T4 is electrically connected to an initialization signal terminal REF. A second electrode plate of the capacitor C and a first electrode of the seventh transistor T7 are both electrically connected to a power signal terminal PVDD, a second electrode of the seventh transistor T7 and a second electrode of the fifth transistor T5 are both electrically connected to the first node N1, and a first electrode of the fifth transistor T5 is electrically connected to a data signal terminal DATA. A control terminal of the first transistor T1 and a control terminal of the seventh transistor T7 are both electrically connected to a light emission control signal terminal (into which a light emission control signal EMIT is input), a first electrode of the first transistor T1 is electrically connected to the second node N2, a second electrode of the first transistor T1 and a first electrode of the second transistor T2 are both electrically connected to the anode of the light-emitting element 500, a second electrode of the second transistor T2 is electrically connected to a reset signal input terminal (used for inputting the reset signal U1), and a control terminal of the second transistor T2 is electrically connected to a reset control signal terminal (used for inputting a reset control signal IN).
Optionally, the first electrode of the fourth transistor T4 may be electrically connected to the second electrode of the second transistor T2, that is, the initialization signal terminal is used as the reset signal input terminal. The reset signal U1 input into the reset signal input terminal is equivalent to an initialization potential REF for the initialization of the drive module.
The signal input into the reset signal input terminal may further be a zero potential, a ground potential GND, a cathode potential of the light-emitting element, a common negative potential VSS lower than the cathode potential of the light-emitting element, or a common low potential VGL used other circuits in the organic light-emitting display panel.
The first inverter 41 includes a first PMOS transistor B1 and a first NMOS transistor C1; and the first non-inverter 42 includes a second PMOS transistor B2 and a second NMOS transistor C2.
A control terminal of the first PMOS transistor B1 and a control terminal of the first NMOS transistor C1 are electrically connected to a third node N3; a control terminal of the second PMOS transistor B2 and a control terminal of the second NMOS transistor C2 are each electrically connected to a fourth node N4; and the third node N3 is electrically connected to the fourth node N4.
A first electrode of the first PMOS transistor B1 and a second electrode of the second NMOS transistor C2 are each electrically connected to a high-level signal terminal VGH; and a second electrode of the first PMOS transistor B1 and a first electrode of the first NMOS transistor C1 are electrically connected to a fifth node N5.
A second electrode of the first NMOS transistor C1 and a first electrode of the second PMOS transistor B2 are each electrically connected to a low-level signal terminal VGL; and a second electrode of the second PMOS transistor B2 and a first electrode of the second NMOS transistor C2 are electrically connected to a sixth node N6.
The fifth node N5 is further electrically connected to a reset control signal line IN corresponding to subpixels having a same timing in a light emission stage.
The sixth node N6 is further electrically connected to a light emission control signal line EMIT corresponding to subpixels having a same timing in a light emission stage.
In the embodiment of the present application, the inverter groups are provided, and the same gate driver circuit may be used to generate both the reset control signal and the light emission control signal. As shown in
On the basis of the above embodiments, optionally, a width-to-length ratio
of the first PMOS transistor B1 is set to be greater than a width-to-length ratio
of the second NMOS transistor C2; and a width-to-length ratio
of the first NMOS transistor C1 is less than a width-to-length ratio
of the second PMOS transistor B2.
In the embodiment of the present application, width-to-length ratios of MOS transistors in the inverter group are adjusted, so that a certain delay exists between the generated reset control signal and light emission control signal, that is, an output delay of the first inverter 41 is different from an output delay of the first non-inverter 42 and a driving timing shown in
Optionally, to make the output delay of the first inverter 41 is different from the output delay of the first non-inverter 42, as shown in
The first RC circuit D1 is electrically connected between the control terminal of the first PMOS transistor B1 and the third node N3, and the second RC circuit D2 is electrically connected between the control terminal of the first NMOS transistor C1 and the third node N3. The third RC circuit D3 is electrically connected between the control terminal of the second PMOS transistor B2 and the fourth node N4, and the fourth RC circuit D4 is electrically connected between the control terminal of the second NMOS transistor C2 and the fourth node N4. A time constant τD1 of the first RC circuit D1 is less than a time constant τD3 of the third RC circuit D3; and a time constant τD2 of the second RC circuit D2 is greater than a time constant τD4 of the fourth RC circuit D4.
τD1<τD3; τD2>τD4
The first RC circuit D1, the second RC circuit D2, the third RC circuit D3 and the fourth RC circuit D4 are adjusted to satisfy the above time constant relationship, so that the output delay of the first inverter 41 is different from the output delay of the first non-inverter 42.
Optionally, the embodiment of the present application further provides a partial structural diagram of an organic light-emitting display panel. As shown in
The first inverter 41 includes a first PMOS transistor B1 and a first NMOS transistor C1, the second inverter 42 includes a second PMOS transistor B2 and a second NMOS transistor C2, and the third inverter 43 includes a third PMOS transistor B3 and a third NMOS transistor C3. A control terminal of the first PMOS transistor B1 and a control terminal of the first NMOS transistor C1 are electrically connected to a third node N3, a control terminal of the second PMOS transistor B2 and a control terminal of the second NMOS transistor C2 are electrically connected to a fourth node N4, and a control terminal of the third PMOS transistor B3 and a control terminal of the third NMOS transistor C3 are electrically connected to a fifth node N5.
A first electrode of the first PMOS transistor B1, a first electrode of the second PMOS transistor B2 and a first electrode of the third PMOS transistor B3 are each electrically connected to a high-level signal terminal VGH. A second electrode of the first PMOS transistor B1 and a first electrode of the first NMOS transistor C1 are electrically connected to a sixth node N6. A second electrode of the first NMOS transistor C1, a second electrode of the second NMOS transistor C2 and a second electrode of the third NMOS transistor C3 are each electrically connected to a low-level signal terminal VGL. A second electrode of the second PMOS transistor B2 and a first electrode of the second NMOS transistor C2 are electrically connected to a seventh node N7. A second electrode of the third PMOS transistor B3 and a first electrode of the third NMOS transistor C3 are electrically connected to an eighth node N8. The third node N3 is electrically connected to the fourth node N4. The sixth node N6 is further electrically connected to a reset control signal line IN corresponding to subpixels having a same timing in a light emission stage. The seventh node N7 is electrically connected to the fifth node N5. The eighth node N8 is electrically connected to a light emission control signal line EMIT corresponding to subpixels having a same timing in a light emission stage.
In the embodiment of the present application, one inverter outputs the reset control signal to the reset control signal line, and two inverters connected in series output the light emission control signal to the light emission control signal line, so that the timing of the reset control signal and light emission control signal received by the same subpixel satisfies the requirements of the above embodiments.
Optionally, on the basis of the above embodiments, a sum of a charging-and-discharging time constant tB2 of the second PMOS transistor B2 and a charging-and-discharging time constant tC3 of the third NMOS transistor C3 may be set to be greater than a charging-and-discharging time constant tB1 of the first PMOS transistor B1; and a sum of a charging-and-discharging time constant tC2 of the second NMOS transistor C2 and a charging-and-discharging time constant tB3 of the third PMOS transistor B3 is less than a charging-and-discharging time constant tC1 of the first NMOS transistor C1.
tB1<tB2+tC3; tC2+tB3<tC1.
The charging-and-discharging time constants of the MOS transistors in the first inverter 41, the charging-and-discharging time constants of the MOS transistors in the second inverter 42 and the charging-and-discharging time constants of the MOS transistors in the first inverter 43 are adjusted to satisfy the above relationship, so that the timing delay of the light emission control signal is different from the timing delay of the reset control signal.
Optionally, referring to
A sum of a charging-and-discharging time constant tB2 of the second PMOS transistor B2 and a charging-and-discharging time constant tC3 of the third NMOS transistor C3 is greater than a charging-and-discharging time constant tB1 of the first PMOS transistor B1; and a sum of a charging-and-discharging time constant tC2 of the second NMOS transistor C2 and a charging-and-discharging time constant tB3 of the third PMOS transistor B3 is less than a sum of a charging-and-discharging time constant tC1 of the first NMOS transistor C1 and a time constant τD1 of the first RC circuit D1.
tB1<tB2+tC3; tC2+tB3<tC1+τD1.
The embodiment of the present application further provides a driving method of an organic light-emitting display panel. The method is applicable to the organic light-emitting display panel of any one of the above embodiments and includes the step described below.
In at least part of a light emission stage of an i-th row of pixel units, a potential of a light emission control signal line of the i-th row of pixel units is controlled to be a first level, a potential of a light emission control signal line of a j-th row of pixel units is controlled to be a second level, a potential of a reset control signal line of the i-th row of pixel units is controlled to be a third level, and a potential of a reset control signal line of the j-th row of pixel units is controlled to be a fourth level to enable anodes of light-emitting elements of the j-th row of pixel units to be at a reset voltage and the j-th row of pixel units to be in a non-light-emission stage, so as to lead out a leakage current, where the leakage current is generated by the i-th row of pixel units through a common layer.
i and j are each a positive integer greater than or equal to 1, and the j-th row of pixel units and the i-th row of pixel units are adjacent two rows of pixel units; the first level is an effective light emission control pulse; the second level is an ineffective light emission control pulse; the third level is an ineffective reset control pulse; and the fourth level is an effective reset control pulse.
In at least part of a period during which an i-th row of pixel units are in a light emission stage, anodes of light-emitting elements of a j-th row of pixel units adjacent to the i-th row of pixel units are at a reset voltage. The anodes are reset, and the light-emitting elements do not emit light. Therefore, if a subpixel with a certain color of the i-th row of pixel units emitting light generates a leakage current to a subpixel with a different color of the adjacent j-th row of pixel units, the leakage current can be led out due to the reset voltage of the anodes of the light-emitting elements of subpixels of the j-th row of pixel units, so that crosstalk between subpixels with different colors can be avoided.
Optionally, in the embodiment of the present application, in a display period of each frame of image, light emission stages of adjacent two rows of pixel units may be controlled not to overlap. That is, in the entire light emission stage of subpixels of the i-th row of pixel units, subpixels of the j-th row of pixel units do not emit light, and anodes of light-emitting elements of the subpixels of the j-th row of pixel units are at a reset voltage, so that in a column direction, the problem is avoided of crosstalk caused by a leakage current between adjacent two subpixels with different colors in an entire light emission stage.
Optionally, it may be set that in the organic light-emitting display panel, light emission control signal lines corresponding to odd rows of pixel units are electrically connected to each other; light emission control signal lines corresponding to even rows of pixel units are electrically connected to each other; reset control signal lines corresponding to the odd rows of pixel units are electrically connected to each other; and reset control signal lines corresponding to the even rows of pixel units are electrically connected to each other; in a display period of each frame of image, the odd rows of pixel units emit light simultaneously, and the even rows of pixel units emit light simultaneously. For example, the organic light-emitting display panel is driven to emit light according to the driving timing shown in
Optionally, in the embodiment of the present application, it may be controlled that odd rows of pixel units emit light row by row, and even rows of pixel units emit light row by row; and light emission stages of adjacent two odd rows of pixel units overlap, and light emission stages of adjacent two even rows of pixel units overlap. For example, the organic light-emitting display panel is driven to emit light according to the driving timing shown in
Optionally, according to the driving method provided by the embodiment of the present application, it may be controlled that a display period of each frame of image includes a data writing stage and a light emission control stage. In the data writing stage of the display period of each frame of image, a plurality of rows of pixel units sequentially perform data writing; and after the data writing stage of the display period of each frame of image ends, the light emission control stage is performed. In the light emission control stage, the odd rows of pixel units emit light simultaneously, and the even rows of pixel units emit light simultaneously.
Alternatively, a display period of each frame of image includes a data writing stage and a light emission control stage. In the data writing stage of the display period of each frame of image, a plurality of rows of pixel units sequentially perform data writing; and in the light emission control stage, the odd rows of pixel units emit light row by row, and the even rows of pixel units emit light row by row. The light emission stages of the adjacent two odd rows of pixel units overlap, and the light emission stages of the adjacent two even rows of pixel units overlap.
In an embodiment, it may be controlled that a light emission control stage of a display period of a previous frame of image overlaps a data writing stage of a display period of a next frame of image.
Optionally, it may be set that the light emission control stage of a display period of each frame of image includes multiple light emission control substages; and in each of the multiple light emission control substages, the odd rows of pixel units emit light simultaneously, and the even rows of pixel units emit light simultaneously. Alternatively, in each of the multiple light emission control substages, the odd rows of pixel units emit light row by row, and the even rows of pixel units emit light row by row; and the light emission stages of the adjacent two odd rows of pixel units overlap, and the light emission stages of the adjacent two even rows of pixel units overlap.
On the basis of the above embodiments, optionally, the light emission control signal line and the reset control signal line of the same row of pixel units satisfy that: the effective light emission control pulse of the light emission control signal line and the effective reset pulse of the reset control signal line do not overlap. In this way, a short circuit between a reset signal input terminal and a power signal terminal on the organic light-emitting display panel is prevented, and thus the generation of a large current is avoided.
| Number | Date | Country | Kind |
|---|---|---|---|
| 202010849008.0 | Aug 2020 | CN | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/CN2021/083265 | 3/26/2021 | WO |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2022/037066 | 2/24/2022 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 20160005384 | Yoon | Jan 2016 | A1 |
| 20160211315 | Kasai | Jul 2016 | A1 |
| 20190341002 | Kimura | Nov 2019 | A1 |
| 20190371236 | Sakai | Dec 2019 | A1 |
| 20200175924 | Bang et al. | Jun 2020 | A1 |
| Number | Date | Country |
|---|---|---|
| 1417767 | May 2003 | CN |
| 1677473 | Oct 2005 | CN |
| 101739954 | Jun 2010 | CN |
| 102110410 | Jun 2011 | CN |
| 103003864 | Mar 2013 | CN |
| 103168324 | Jun 2013 | CN |
| 103915061 | Jul 2014 | CN |
| 104620307 | May 2015 | CN |
| 106663407 | May 2017 | CN |
| 106710529 | May 2017 | CN |
| 106920513 | Jul 2017 | CN |
| 108281461 | Jul 2018 | CN |
| 108648708 | Oct 2018 | CN |
| 110189702 | Aug 2019 | CN |
| 110689833 | Jan 2020 | CN |
| 111276094 | Jun 2020 | CN |
| 111833816 | Oct 2020 | CN |
| 111968576 | Nov 2020 | CN |
| 2011145622 | Jul 2011 | JP |
| 20070109674 | Nov 2007 | KR |
| 2019112683 | Jun 2019 | WO |
| Entry |
|---|
| International Search Report dated Jun. 10, 2021 for Corresponding PCT Application No. PCT/CN2021/083265. |
| First Search Report Issued for CN 202010849008. |
| Number | Date | Country | |
|---|---|---|---|
| 20220310007 A1 | Sep 2022 | US |
