Taniguchi et al., "Current Sources for Emitter-Coupled Logic Circuits and Their Application to Subnanosecond Logic Integrated Circuits," Electronics and Communications in Japan, vol. 60-C, No. 12, 1977, pp. 118-127. |
Sidiropoulos et al., "A Speed, Power, and Supply Noise Evaluation of ECL Driver Circuits," 1994 Bipolar/BICMOS Circuits & Technology Meeting, pp. 119-122. |
Zargari et al., "A BiCMOS Active Pull-Down ECL Output Driver for Low Power Applications," Jun. 1995 IEEE, pp. 50-51. |
Truong et al., "A 531 Mb/s Fibre Channel SIPO/PISO Chip Set Capable of Driving 50 m of Shielded Twisted Pair," May 1993 IEEE, pp. 370-373. |
Ueda et al., "A Fully Compensated Active Pull-Down ECL Circuit with Self-Adjusting Driving Capability," IEEE Journal of Solid-State Circuits, vol. 31, No. 1, Jan. 1996, pp. 46-53. |
Kosyuk, "A Peak Detector with Input-Signal Negative Feedback," 1991 Scripta Technica, Inc., pp. 139-141. |
Chen et al., "A Novel Offset Current Cancellation Technique for Switched-Current Circuits and Systems," 1996 IEEE, pp. 417-420. |
Kuratli et al., "Implementation of High Peak-Current IGBT Gate Drive Circuits in VLSI Compatible BiCMOS Technology," IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 924-932. |
Koli et al., "Temperature Compensated Logarithmic Peak Detector," Analog Integrated Circuits and Signal Processing 1996, pp. 131-140. |
Venable, "Testing Power Factor Correction Circuits for Stability," Power Quality, Oct. 1993 Proceedings, pp. 225-235. |
Agakhanyan, "High-Speed and Wide-Band Analog Integrated Circuits," 1986 Plenum Publishing Corporation, pp. 71-74. |