Number | Name | Date | Kind |
---|---|---|---|
4930107 | Chan et al. | May 1990 | A |
5200920 | Norman et al. | Apr 1993 | A |
5260881 | Agrawal et al. | Nov 1993 | A |
5430687 | Hung et al. | Jul 1995 | A |
5543730 | Cliff et al. | Aug 1996 | A |
5590305 | Terrill et al. | Dec 1996 | A |
5650734 | Chu et al. | Jul 1997 | A |
5680061 | Veenstra et al. | Oct 1997 | A |
5742531 | Freidin et al. | Apr 1998 | A |
5844829 | Freidin et al. | Dec 1998 | A |
5869980 | Chu et al. | Feb 1999 | A |
5873113 | Rezvani | Feb 1999 | A |
5961576 | Freidin et al. | Oct 1999 | A |
5995988 | Freidin et al. | Nov 1999 | A |
6011406 | Veenstra | Jan 2000 | A |
6052755 | Terrill et al. | Apr 2000 | A |
6172520 | Lawman et al. | Jan 2001 | B1 |
6255848 | Schultz et al. | Jul 2001 | B1 |
6429682 | Schultz et al. | Aug 2002 | B1 |
Entry |
---|
Cliff, Richard et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device,” IEEE 199 Custom Integrated Circuits Conference, 1993, pp. 7.3.1-7.3.5.* |
J. Rose, A. ElGamal, and A. Sangiovanni-Vincentelli; Architecture of Field-Programmable Gate Array; IEEE, vol. 81, No. 7 Jul. 1993, pp 1013-1029.* |
Rose, J. et al., “Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiencySolid-Sta Circuits”, IEEE Journal of, vol.: 25, Issue: 5, Oct. 1990 pp.: 1217-1225.* |
Varghese, et al. “An Efficient Logic Emulation System; IEEE Transactions On Very Large Scale Integration (VLSI) Systems”,; vol. 1, No. 2; Jun. 1993, pp.: 171-174. |