Chickermane et al., A Fault Oriented Partial Scan Design Approach, 1991, IEEE, pp. 400-403. |
Chen et al., Single-Fault Fault Collapsing Analysis in Sequential Logic Circuits, 1990, pp. 809-814. |
Erwin Trischler, "Incomplete Scan Path with an Automatic Test Generation Methodology", Proceedings of the International Test Conf. pp. 153-162, 1980. |
M. Abramovici et al, "the Best Flip-Flops to Scan", Proceedings of the International Test Conf. pp. 166-173, 1991. |
Prashant S. Parikh et al, "A Cost-Based Approach to Partial Scan", Proceedings of the 30th ACM/IEEE Design Automation Conf. pp. 225-259, 1993. |
Cheng et al, "An Partial Scan Method for Sequential Circuits with Feedback", IEEE Transactions on Computers, vol. 34, pp. 544-548, Apr. 1990. |
M. Abramovici et al, "Smart and Fast Test Generation for VLSI Scan Design Circuits", in IEEE Design and Test of Computers, vol. 3, pp. 43-54, Apr. 1986. |