Patch field documentation and revision systems

Information

  • Patent Grant
  • 9049499
  • Patent Number
    9,049,499
  • Date Filed
    Friday, July 17, 2009
    15 years ago
  • Date Issued
    Tuesday, June 2, 2015
    9 years ago
Abstract
A communication network device and corresponding patch field system are disclosed. The device includes a port module, ports, and an appliqué attached to a face of the port module. The appliqué includes a printed circuit board (PCB) with conductive pads. A patch cord connects the device with an intelligent patch panel. The patch cord contains at least one system wire. The patch panel is adapted to measure a resistance associated with each port via the system wire. An open circuit indicates that no patch cord is attached to the port, a resistance within a first range indicates that the patch cord is attached only to the port of the intelligent patch panel, and a resistance within a second range less than the first range indicates that the patch cord connects the intelligent patch panel and the device.
Description
TECHNICAL FIELD

The present invention relates to documentation systems and more particularly relates to a system for documenting and revising patch cord connections in a communications network patch field.


BACKGROUND

Patch panels are used in communications networks as intermediate elements between horizontal cabling (to which endpoint devices such as computers and telephones are connected) and network switches. When physical connections between endpoint devices and network switches are moved, added, or changed, patch panels are the points at which technicians complete the required moves, additions, or changes of cabling within patch fields. It is important to keep track of changes that are made to patch cord connections within the patch field. Proper documentation of changes in the patch field assures that the routing of patch cords is always known and further assures that any future changes are completed correctly.


In interconnect network configurations, one patch panel is placed between the horizontal cabling and the network switch. In an interconnect configuration, the documentation of patch cord connections between the patch panel and the switch will provide the necessary documentation of connections between the switch and the horizontal cabling. In cross-connect network configurations, two patch panels are placed between the horizontal cabling and the network switch. In a cross-connect configuration, the documentation of patch cord connections between the two patch panels will provide the necessary documentation of connections between the switch and the horizontal cabling. It is desirable to have a patch cord management system that will support both interconnect and cross-connect configurations. It is also desirable for a patch cord management system to have a minimal impact on existing networks.


SUMMARY OF THE INVENTION

According to one embodiment of the present invention, a patch cord management system supports patch cord management in communications networks having an interconnect configuration. In one embodiment, appliqués are applied to network switches—such as Ethernet switches—to provide for the management of patch cord connections between an intelligent patch panel and the network switch.


In one embodiment, indicator lights are provided to guide the installation and management of patch cord connections. Each network switch port that is connected to an intelligent patch panel is uniquely identifiable by the intelligent patch panel.


According to another embodiment of the present invention, a patch cord management system supports patch cord management in communications networks having a cross-connect configuration.





BRIEF DESCRIPTION OF FIGURES


FIG. 1 is a block diagram of an intelligent patch panel and a network switch in a network having an interconnect configuration;



FIG. 2 is an upper left side view of a plug for a 10-wire patch cord with two pogo pins;



FIG. 3 is block diagram of a patch cord connection in a patch cord management system according to one embodiment of the present invention;



FIG. 4 is a perspective view of a switch port module with an appliqué;



FIG. 5 is an exploded perspective view of a switch port module with an appliqué;



FIG. 6 is a front view of a switch port module with an appliqué;



FIG. 7 is a detail view of the detail “A” of FIG. 6;



FIG. 8 is a cross-sectional view along the line “B-B” of FIG. 7;



FIG. 9 is a cross-sectional view along the line “C-C” of FIG. 7;



FIG. 10 is a cross-sectional view along the line “D-D” of FIG. 7;



FIG. 11 is a schematic diagram of a port identification circuit;



FIG. 12 is a block diagram showing multiple port identification circuits for an Ethernet switch;



FIG. 13 is a schematic diagram of a patch cord system pair connection in a patch field documentation and revision system; and



FIG. 14 is a block diagram of intelligent patch panels and a network switch in a network having a cross-connect configuration.





DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The present invention is directed to methods and systems for documenting and guiding patch cord changes in a patch field of a communications network. FIG. 1 shows a preferred embodiment, in which an intelligent patch panel 10 and a network switch 12 in a communications network are connected in an interconnect configuration. This embodiment provides real-time documentation which is reliable under all conditions and it provides an efficient indicator light system on all patch panel and switch ports (jacks) to guide technicians when installing or removing patch cords. In the embodiments shown and described herein, the network switch is an Ethernet switch, but it is to be understood that the present invention can be applied to other types of networks.


A patch cord 14 connects a port on the switch 12 to a port on the intelligent patch panel 10. Horizontal cabling 16 connects the intelligent patch panel 10 to endpoint devices, such as computers and telephones.


In a preferred embodiment as illustrated in FIG. 2, the patch cord 14 is a ten-wire patch cord. Eight of the wires comprise a standard four-pair Ethernet channel corresponding to the standard plug contacts 18 on the plug 20. The ninth wire and the tenth wire terminate at first and second pogo pins 22 and 24, respectively, for connection to contacts provided on intelligent patch panels and on switches. The pogo pins are provided in a pogo pin module 26 which is asymmetrically positioned to allow for situations where the jacks on a switch are vertically adjacent each other (for example, in a 2×24 arrangement).



FIG. 3 shows a patch cord 14 installed between an intelligent patch panel 10 and an Ethernet switch 28 in a system that allows for patch cord documentation and revision in the patch field 30 between the intelligent patch panel 10 and the Ethernet switch 28. Patch cord documentation and revision is enabled because each Ethernet switch 28 (or group of ports on an Ethernet switch) is assigned a unique identifier code, and each port 34 on that Ethernet switch 28 (or within that group of Ethernet switch ports) is assigned a sequential port number (i.e. 1-24 or 1-48). A similar identification procedure is used for each intelligent patch panel or group of ports on an intelligent patch panel. Thus, each switch port 34 that is connected to an intelligent patch panel 10 is provided with a unique identifier code.


The group of switches and the patch panels to which they are connected are assigned a unique identifier and this is transmitted along with the patch panel group, switch group, and port I.D.s of ports in the group to a Network Management System (NMS) by an intelligent patch panel.


The patch cord 14 comprises four signal pairs 36 and one system pair 38 consisting of the ninth and tenth conductors. The signal pairs 36 provide standard Ethernet signal connectivity. The system pair 38 enables the intelligent patch panel 10 to send signals to electronic components positioned on the face of the Ethernet switch 28. These electronic components may be provided on printed circuit boards (PCBs) provided in appliqués that are attached to the face of the Ethernet switch 28. A resistor 40 with a high resistance is placed across the system pair 38 of the patch cord 14. In the embodiment of FIG. 3, the resistor is placed within a plug of the patch cord 14.


The system pair 38 makes contact via probes 42 with conductive pads 45 and 47 on the face of the intelligent patch panel 10 and with conductive pads 46 and 48 on an appliqué 44 attached to the Ethernet switch 28. The probes 42 may be pogo pins, as discussed above. The probes 42 complete an electrical circuit between a PCB in the intelligent patch panel 10 and a PCB in the appliqué 44 when the patch cord 14 is installed between the patch panel port 32 and the switch port 34. The PCB in the intelligent patch panel 10 may include a port interface module 49, which implements the functions of the intelligent system as further discussed below.


Installation and/or revision of the plugs 20 of inter-connect patch cords 14 is preferably guided by a wireless portable PC (a work order PC) which provides work orders in sequence to the responsible technician.


When a patch cord 14 is installed, one plug is plugged into the intelligent patch panel 10 with the guidance of an indicator light adjacent the correct port. An indicator light adjacent to the port to which the patch cord was connected communicates to the technician that this step was correct or incorrect. This portion of the system is the Patch Panel Plug Presence System.


When the other end of this patch cord 14 is plugged into a switch port 34, the intelligent system in the intelligent patch panel 10 detects this step and an indicator light adjacent to the port which the patch cord was connected to will communicate to the technician that this step was correct or incorrect. This portion of the system is the Switch Plug Presence System.


The patch cord removal guidance is similar to the above.


When a patch cord 14 is installed, an intelligent system in the intelligent patch panel 10 monitors the connection between the two ports 32 and 34 in real time. If the patch field 30 was newly installed or if the system operation was temporarily interrupted, the system immediately determines the documentation of the interconnect patch field 30. This documentation is therefore completely reliable and in real time.


Each intelligent patch panel 10 includes circuits and circuit components which accomplish all the above and which communicate with an NMS via Ethernet signals through a switch. According to one embodiment, the only electrical connections to each intelligent patch panel 10 (other than patch cord connections) are the four-pair Ethernet cable for connection to the NMS and a power cord.


Turning now to FIG. 4, a perspective view of a switch module 43 with an appliqué 44 is shown. The switch module 43 has twelve switch ports 34, but it is to be understood that the present invention may be scaled for use with switch modules having fewer or more ports. The appliqué 44 has first and second conductive pads 46 and 48 for each switch port 34. The conductive pads 46 and 48 are conductively connected to switch port identification circuits 50 as described below with reference to FIGS. 11-13. As shown in FIG. 4, the appliqué 44 may be attached to a switch port module 43 by clips 60 formed in a frame 62.



FIG. 5 is an exploded view of the appliqué 44 attached to the switch module 43. The appliqué 44 comprises three main parts: a frame 62, a circuit board 64, and a cover 66. The frame 62 is preferably constructed of metal and is provided with mounting tabs 68 for retaining the circuit board 64 and the cover 66. Reflectors 70 are formed in the frame 62 to optically isolate the LED modules 55 from one another. This assures that light emitted from upper or lower LED modules 55 are not mistakenly associated with wrong switch ports 34 by a technician. The circuit board 64 has the conductive pads 46 and 48 as well as the LED modules 55 and the other circuitry for the switch port identification circuits 50 (as shown in FIGS. 11 and 12). The circuit board 64 has circuit board apertures 65 to accommodate the reflectors 70. The cover 66 is preferably constructed of a clear material and is provided with cover apertures 72 to allow probes 42 of patch cords to make contact with the conductive pads 46 and 48 on the circuit board 64. According to one embodiment, the appliqué 44 is constructed by positioning the circuit board 64 between the cover 66 and the frame 62 and bending the mounting tabs 68 into the mounting positions shown in FIG. 5, holding the circuit board 64 between the cover 66 and the frame 62.



FIG. 6 is a front view of a switch module 43 with an appliqué 44 mounted thereon. FIG. 7 is a detail view of the detail “A” of FIG. 6. According to an embodiment utilizing the plug 20 of FIG. 2, the first and second conductive pads 46a and 48a on the left side of the view of FIG. 7 are associated with the lower switch port 34a. The first and second conductive pads 46b and 48b on the right side of the view of FIG. 7 are associated with the upper switch port 34b. Also shown in FIG. 7 are bi-color LED modules 55a and 55b, respectively associated with the lower and upper switch ports 34a and 34b. The reflector 70 separates the bi-color LED modules 55a and 55b. FIGS. 8, 9, and 10 are cross-sectional views along the lines B-B, C-C, and D-D, respectively, of FIG. 7. The cross-sectional view of FIG. 8 shows the first conductive pad 46a. The cross-sectional view of FIG. 9 shows the bi-color LED modules 55a and 55b and the reflector 70. The cross-sectional view of FIG. 10 shows the mounting tabs 68 of the frame 62 bent over the cover 66.


As further discussed below with reference to FIGS. 11-13, the conductive pads 46 and 48 on the appliqué 44 are connected to signature resistors having different values of resistance corresponding to individual switch ports. The signature resistors have unique values corresponding to each switch port or each group of switch ports. The intelligent patch panel 10 continuously makes resistance measurements across the system pair 38. If an open circuit is measured, this implies that no patch cord 14 is attached to the intelligent patch panel. If a high resistance is measured, this implies that the patch cord 14 is only attached to the intelligent patch panel 10. If a resistance within the range of the resistance values of the signature resistors in the appliqué 44 at the Ethernet switch 12 is measured, this implies that both ends of the patch cord 14 are attached.


Turning to FIGS. 11 and 12, switch port identification circuits 50 are shown. The switch port identification circuits 50 comprise light-emitting diodes (LEDs) 52 and 54 (which may be implemented as bi-color LED modules 55), port signature resistors 56, and panel signature resistors 58. In one embodiment, LED 52 is red and LED 54 is green. The panel signature resistors 58 may indicate the switch panel corresponding to each port, or they may be substituted for signature resistors indicating particular switches or switch groups containing each port. According to one embodiment, each switch module in a switch is provided with a different signature resistor. In this embodiment, the signature resistors 58 would not be panel signature resistors, but rather would be switch module signature resistors. When measuring the port signature resistors 56, a forward bias is applied to the ninth wire and the resistance is measured. When measuring the panel signature resistor 58 (or other associated group signature resistor), a reverse bias is applied to the ninth wire and the resistance is measured. FIG. 12 is a block diagram showing the switch port identification circuits 50 associated with each port of a 48-port switch. Conductive pads 46 and 48 are also shown.


In one embodiment, a constant current source in the intelligent patch panel is used to light revision lights for the revision system to provide uniform illumination.


According to one embodiment, the revision light system for each patch panel port is as follows:















Green solid:
Install plug


Green off:
Installed correctly


Red pulsating:
Plug was installed in wrong port; remove


Red off:
Removed correctly


Green pulsating:
Remove plug


Green off:
Removed correctly


Red solid:
Adjacent plug was removed erroneously; reinstall


Red off:
Adjacent plug reinstalled correctly









The revision light system for each switch port is as follows:















Green solid:
On for time delay after correct installation


Red pulsating:
Plug was added to wrong port; remove


Green pulsating:
Remove plug


Yellow pulsating:
Wrong plug was removed; replace plug which was


(Light that was
erroneously removed; when replaced, yellow


green changed to
pulsating light changes to green pulsating.


yellow)









The yellow indicator light is obtained by the combination of the red and green indicator lights. According to one embodiment, an audible alarm may be initiated by an intelligent patch panel to indicate to the installer that a wrong operation was performed (for example, if an incorrect plug was removed from an Ethernet switch port).


When an error in plug installation or removal has occurred, the system provides an indicator light and/or audible alarm from the associated patch panel. An alarm notice and details of the error and remedy are provided on the work order PC. No further revision steps are ordered until the error has been corrected.


It should be noted that a switch jack light will not guide the installation of a plug to the switch 12 because the power for the light is supplied through the patch cord 14. However, if a plug is correctly installed, a green indicator light will turn on for a time delay. If a plug is installed in an incorrect port, a flashing red indicator light adjacent to that port will stay on until the plug is removed. Such a temporary incorrect patch cord connection should not be detrimental because that incorrect switch port should not be energized.



FIG. 13 is a schematic diagram of a patch cord system pair connection between a port interface module 49 of an intelligent patch panel and a port identification circuit 50 located at an Ethernet switch port. The port interface module 49 is connected via conductive pads 45 and 47 to probes 42 of the system pair 38 of the patch cord. The system pair 38 of the patch cord is further connected to the conductive pads 46 and 48 at the switch port. The port interface module 49 implements the functions necessary to support the intelligent system of the intelligent patch panel 10. According to one embodiment, the port interface module 49 comprises circuitry to implement three functions of the intelligent system of the intelligent patch panel: (a) detecting the presence of a plug in the intelligent patch panel; (b) identification of Ethernet switch ports and detection of the presence of plugs in the switch ports; and (c) powering indicator lights at the Ethernet switch ports. Detection of plug presence in the patch panel ports and switch ports and identification of Ethernet switch ports are preferably accomplished using AC signals generated by the port interface module 49. The resulting response signals are detected by the port interface module 49, allowing plug detection and Ethernet switch port identification. LEDs 52 and 54 in the port identification circuit 50 may be powered by the port interface module 49, either one-at-a-time or simultaneously, via pulsed DC or AC. A capacitor 74 protects the circuitry of the port interface module 49 from high voltages that might be placed across the system pair 38 of the patch cord.


Systems and methods according to the present invention may be adapted for use in a cross-connect network. In the cross-connect embodiment as shown in FIG. 14, in which the relevant patch field 30 is between two intelligent patch panels 10a and 10b, the same patch cords 14 as described above are used between the intelligent patch panels 10a and 10b. The plug presence part of the above-described system is utilized, providing this benefit without the need for additional dedicated plug sensors. However, the documentation portion of this system may be as described in U.S. patent application Ser. No. 11/265,316 and U.S. Provisional Patent Application Ser. No. 60/624,753. In this embodiment, each patch panel communicates with a control system via Ethernet signals.


Other embodiments can accomplish the goals of the present invention utilizing different circuit elements (e.g., resonant circuits providing frequencies associated with port/panel identification information) or chips (e.g., I.D. chips). In addition, other embodiments utilize local power and/or a signal and/or ground connections to each switch PCB. The number of system wires in each patch cord and the number of plug probes could also vary. For example, in one alternative embodiment foregoing plug detection at the patch panel, one system wire and system grounding are used in place of two system wires for switch port identification. In alternative embodiments, the switch can be replaced with a patch panel, with an appliqué being applied to the patch panel.

Claims
  • 1. An appliqué for use with a patch panel in a mapping system comprising: first and second conductive pads, the first and second conductive pads associated with a first port of the patch panel;a first signature resistance in series with a first diode, the orientation of the first diode requiring the first signature resistance to be measured between the first and second conductive pads with a forward bias or polarity; anda second signature resistance in series with a second diode, the orientation of the second diode requiring the second signature resistance to be measured between the first and second conductive pads with a reverse bias or polarity, the first signature resistance being different than the second signature resistance.
  • 2. The appliqué of claim 1 further comprising: third and fourth conductive pads, the third and fourth conductive pads associated with a second port of the patch panel;a third signature resistance in series with a third diode, the orientation of the third diode requiring the third signature resistance to be measured between the third and fourth conductive pads with a forward bias or polarity;a fourth signature resistance in series with a fourth diode, the orientation of the fourth diode requiring the fourth signature resistance to be measured between the third and fourth conductive pads with a reverse bias or polarity, the third signature resistance being different from the first, second, and fourth signature resistances, the fourth signature resistance being equal to the second signature resistance.
  • 3. The appliqué of claim 2 further comprising a frame, a printed circuit board, and a cover.
  • 4. The appliqué of claim 3 wherein the frame is made of a clear material.
  • 5. The appliqué of claim 4 further comprising light emitting diodes.
  • 6. The appliqué of claim 5 wherein the frame comprises reflectors formed therein to optically isolate the light emitting diodes from each other.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 11/766,427, filed Jun. 21, 2007, now U.S. Pat. No. 7,563,102, which is a continuation of U.S. patent application Ser. No. 11/467,330, filed Aug. 25, 2006, now U.S. Pat. No. 7,234,944 which claims priority to U.S. Provisional Application Ser. No. 60/711,960, filed on Aug. 26, 2005; both applications are incorporated by reference herein in their entireties.

US Referenced Citations (197)
Number Name Date Kind
2824954 Roper Feb 1958 A
3052842 Frohman et al. Sep 1962 A
3573789 Sharp et al. Apr 1971 A
3573792 Reed Apr 1971 A
3914561 Schardt et al. Oct 1975 A
4018997 Hoover et al. Apr 1977 A
4072827 Oman Feb 1978 A
4074187 Miller et al. Feb 1978 A
4096359 Barsellotti Jun 1978 A
4140885 Verhagen Feb 1979 A
4196316 McEowen et al. Apr 1980 A
4418239 Larson et al. Nov 1983 A
4517619 Uekubo et al. May 1985 A
4607170 Wickman Aug 1986 A
4673246 Schembri Jun 1987 A
4742431 Igarashi May 1988 A
4773867 Keller et al. Sep 1988 A
4796294 Nakagawara Jan 1989 A
4869566 Juso et al. Sep 1989 A
4901004 King Feb 1990 A
4937529 O'Toole et al. Jun 1990 A
4937835 Omura Jun 1990 A
4950169 Martin et al. Aug 1990 A
4956835 Grover Sep 1990 A
5037167 Beaty Aug 1991 A
5074801 Siemon Dec 1991 A
5107532 Hansen et al. Apr 1992 A
5111408 Amjadi May 1992 A
5145380 Holcomb et al. Sep 1992 A
5155440 Huang Oct 1992 A
5161988 Krupka Nov 1992 A
5170327 Burroughs Dec 1992 A
5204929 Machall et al. Apr 1993 A
5222164 Bass, Sr. et al. Jun 1993 A
5226120 Brown et al. Jul 1993 A
5233501 Allen et al. Aug 1993 A
5265187 Morin et al. Nov 1993 A
5270658 Epstein Dec 1993 A
5305405 Emmons et al. Apr 1994 A
5314346 Owens et al. May 1994 A
5353367 Czosnowski et al. Oct 1994 A
5394503 Dietz, Jr. et al. Feb 1995 A
5432847 Hill et al. Jul 1995 A
5483467 Krupka et al. Jan 1996 A
5487666 DiGiovanni Jan 1996 A
5521902 Ferguson May 1996 A
5532603 Bottman Jul 1996 A
5546282 Hill et al. Aug 1996 A
5550755 Martin et al. Aug 1996 A
5552699 Redmer Sep 1996 A
5583874 Smith et al. Dec 1996 A
5627474 Baudisch May 1997 A
5684796 Abidi et al. Nov 1997 A
5726972 Ferguson Mar 1998 A
5727055 Ivie et al. Mar 1998 A
5754112 Novak May 1998 A
5764043 Czosnowski et al. Jun 1998 A
5790041 Lee Aug 1998 A
5832071 Voelker Nov 1998 A
5847557 Fincher et al. Dec 1998 A
5854824 Bengal et al. Dec 1998 A
5870626 Lebeau Feb 1999 A
5876240 Derstine et al. Mar 1999 A
5878030 Norris Mar 1999 A
5892756 Murphy Apr 1999 A
5898837 Guttman et al. Apr 1999 A
5915993 Belopolsky et al. Jun 1999 A
5923663 Bontemps et al. Jul 1999 A
5931703 Aekins Aug 1999 A
5944535 Bullivant et al. Aug 1999 A
5953757 Blanks Sep 1999 A
6002331 Laor Dec 1999 A
6041352 Burdick et al. Mar 2000 A
6067014 Wilson May 2000 A
6078113 True et al. Jun 2000 A
6086415 Sanchez et al. Jul 2000 A
6094261 Contarino, Jr. Jul 2000 A
6175865 Dove et al. Jan 2001 B1
6222908 Bartolutti et al. Apr 2001 B1
6229538 McIntyre et al. May 2001 B1
6234830 Ensz et al. May 2001 B1
6243510 Rauch Jun 2001 B1
6285293 German et al. Sep 2001 B1
6330307 Bloch et al. Dec 2001 B1
6347715 Drozdenko et al. Feb 2002 B1
6350148 Bartolutti et al. Feb 2002 B1
6381283 Bhardwaj et al. Apr 2002 B1
6421322 Koziy et al. Jul 2002 B1
6424710 Bartolutti et al. Jul 2002 B1
6434716 Johnson et al. Aug 2002 B1
6437894 Gilbert et al. Aug 2002 B1
6453014 Jacobson et al. Sep 2002 B1
6456768 Boncek et al. Sep 2002 B1
6499861 German et al. Dec 2002 B1
6522737 Bartolutti et al. Feb 2003 B1
6535367 Carpenter et al. Mar 2003 B1
6561827 Früström et al. May 2003 B2
6574586 David et al. Jun 2003 B1
6577243 Dannenmann et al. Jun 2003 B1
6601097 Cheston et al. Jul 2003 B1
6626697 Martin et al. Sep 2003 B1
6629269 Kahkoska Sep 2003 B1
6646447 Cern et al. Nov 2003 B2
6684179 David Jan 2004 B1
6688910 Macauley Feb 2004 B1
6714698 Pfeiffer et al. Mar 2004 B2
6725177 David et al. Apr 2004 B2
6750643 Hwang et al. Jun 2004 B2
6778911 Opsal et al. Aug 2004 B2
6784802 Stanescu Aug 2004 B1
6798944 Pfeiffer et al. Sep 2004 B2
6802735 Pepe et al. Oct 2004 B2
6823063 Mendoza Nov 2004 B2
6848947 Chimiak Feb 2005 B2
6852923 White et al. Feb 2005 B2
6854985 Weiss Feb 2005 B1
6857897 Conn Feb 2005 B2
6871156 Wallace et al. Mar 2005 B2
6888779 Mollicone et al. May 2005 B2
6898368 Colombo et al. May 2005 B2
6991496 Kuribayashi et al. Jan 2006 B2
6992491 Lo et al. Jan 2006 B1
7005861 Lo et al. Feb 2006 B1
7027704 Frohlich et al. Apr 2006 B2
7028087 Caveney Apr 2006 B2
7030623 Carpenter Apr 2006 B1
7038918 AbuGhazaleh et al. May 2006 B2
7068043 Lo et al. Jun 2006 B1
7068044 Lo et al. Jun 2006 B1
7098643 Kim Aug 2006 B1
7154382 Cern Dec 2006 B2
7160143 David et al. Jan 2007 B2
7193422 Velleca et al. Mar 2007 B2
7207846 Caveney et al. Apr 2007 B2
7234944 Nordin et al. Jun 2007 B2
7436310 Flaster et al. Oct 2008 B2
7455527 Nordin et al. Nov 2008 B2
7488206 Caveney et al. Feb 2009 B2
7517243 Caveney et al. Apr 2009 B2
7519000 Caveney et al. Apr 2009 B2
7534137 Caveney et al. May 2009 B2
7547150 Downie et al. Jun 2009 B2
7563102 Nordin et al. Jul 2009 B2
7605707 German et al. Oct 2009 B2
7613124 Caveney Nov 2009 B2
7629893 Horn Dec 2009 B2
7636050 Nordin et al. Dec 2009 B2
7641513 Hoath et al. Jan 2010 B2
7656903 Caveney Feb 2010 B2
7756047 Caveney Jul 2010 B2
7760094 Kozischek et al. Jul 2010 B1
7768418 Nordin Aug 2010 B2
7772975 Downie et al. Aug 2010 B2
7782202 Downie et al. Aug 2010 B2
7811119 Caveney et al. Oct 2010 B2
20020069277 Caveney Jun 2002 A1
20020071394 Koziy et al. Jun 2002 A1
20020076950 Frostrom et al. Jun 2002 A1
20020090858 Caveney Jul 2002 A1
20020116485 Black et al. Aug 2002 A1
20030061393 Steegmans et al. Mar 2003 A1
20030152087 Shahoumian et al. Aug 2003 A1
20040052471 Columbo et al. Mar 2004 A1
20040065470 Goodison et al. Apr 2004 A1
20040073597 Caveney et al. Apr 2004 A1
20040077220 Musolf et al. Apr 2004 A1
20040219827 David et al. Nov 2004 A1
20050111491 Caveney May 2005 A1
20050136729 Redfield et al. Jun 2005 A1
20050141431 Caveney et al. Jun 2005 A1
20050142910 Levesque et al. Jun 2005 A1
20050142932 Levesque et al. Jun 2005 A1
20050185912 Levesque et al. Aug 2005 A1
20050186819 Velleca et al. Aug 2005 A1
20050195584 AbuGhazaleh et al. Sep 2005 A1
20050224585 Durrant et al. Oct 2005 A1
20050231325 Durrant et al. Oct 2005 A1
20050239339 Pepe Oct 2005 A1
20050245127 Nordin et al. Nov 2005 A1
20060047800 Caveney et al. Mar 2006 A1
20060234524 Abadia Oct 2006 A1
20060282529 Nordin Dec 2006 A1
20070032124 Nordin et al. Feb 2007 A1
20070049127 Nordin et al. Mar 2007 A1
20070117444 Caveney et al. May 2007 A1
20070132503 Nordin Jun 2007 A1
20070184712 Martich et al. Aug 2007 A1
20070243725 Nordin et al. Oct 2007 A1
20070247284 Martin et al. Oct 2007 A1
20080124971 Hoelzel May 2008 A1
20080168283 Penning Jul 2008 A1
20090073957 Newland et al. Mar 2009 A1
20090088908 Karam Apr 2009 A1
20090180426 Sabat et al. Jul 2009 A1
20090275216 Nordin et al. Nov 2009 A1
20100085156 Tucker Apr 2010 A1
20100252783 Yeh Oct 2010 A1
Foreign Referenced Citations (14)
Number Date Country
0297079 Mar 1992 EP
0575100 Apr 1998 EP
0745229 Mar 2003 EP
2680067 Jan 1991 FR
2236398 Apr 1991 GB
2347752 Sep 2000 GB
676878 Mar 1994 JP
2004349184 Dec 2004 JP
9926426 May 1999 WO
0060475 Oct 2000 WO
0155854 Aug 2001 WO
2004044599 May 2004 WO
2005072156 Aug 2005 WO
2006052686 May 2006 WO
Non-Patent Literature Citations (14)
Entry
Finding the Missing Link, Cabeling Installation & Maintenance, Jun./Jul. 2002, 4 pages.
IntelliMAC—The New Intelligent Cable Management Solution by iTRACS and NORDX/CDT, Press Release 2003, 2 pages.
RiT Technologies, Ltd. SMART Cabling System, RiT Technologies, Ltd., 2004, 4 pages.
Ortronics Launches iTRACS—Ready Structured Cabling Solutions, News Release, Mar. 7, 2003, 3 pages.
The SYSTIMAX iPatch System—Intelligent Yet Simple Patching Management for the Cabling Infrastructure, CommScope, Inc., 2004, 8 pages.
White Paper—Intelligent Patching, David Wilson, Nov. 2002, 5 pages.
PatchView for the Enterprise (PV4E) Technical Background/Networks for Business, Jun. 24-26, 2003, 3 pages.
RiT Technologies, Ltd. Go Patch-less, May 2000 Edition of Cabling Systems, 4 pages.
Intelligent Cable Management Systems—Hot Topics, Trescray, 2 pages.
Brand-Rex Network Solutions Access Racks Cat 5E6 Cabling UK, 6 pages.
Molex Premise Networks/Western Europe-Real Time Patching System, Molex Premise Networks, 2001, 1 page.
Product of the Week, Molex's Real Time Patching System, 3 pages.
EC&M Taking Note of Patch Panel Technology, Mark McElroy, Jun. 1, 1998, 3 pages.
Intelligent Patching SMARTPatch for the Enterprise (SP4E), 8 pages.
Related Publications (1)
Number Date Country
20090275216 A1 Nov 2009 US
Provisional Applications (1)
Number Date Country
60711960 Aug 2005 US
Continuations (2)
Number Date Country
Parent 11766427 Jun 2007 US
Child 12505280 US
Parent 11467330 Aug 2006 US
Child 11766427 US