Bala et al., “Efficient Instruction Scheduling Using Finite State Automata”, IEEE, pp.: 46-56, Dec. 1995.* |
Park et al., “Evaluation of Scheduling Techniques on a SPARC-Based VLIW Testbed”, IEEE, pp.: 104-113, 1997.* |
Krishnamurthy, S.M., “A Brief Survey of Papers on Scheduling for Pipelined Processors”, SIGPLAN Notices, Vol. 25, A Monthly Publication of the Special Interest Group on Programming Languages, 97-106, (Jul. 1990). |
Smotherman, M., et al., “Efficient DAG Construction and Heuristic Calculation for Instruction Scheduling”, Proceedings of the 24th Annual International Symposium on Microarchitecture, 93-102, (Nov. 18-20, 1991). |
Bernstein, D., et al., “Code Duplication: An Assist for Global Instruction Scheduling”, Proceedings of the 24th Annual International Symposium on Microarchitecture, 103-113, (Nov. 1991). |