The present invention relates to computer graphics, and more particularly to interactive graphics systems such as home video game systems. Still more particularly, this invention relates to peripheral devices for connection to a home video game system.
Many of us have seen films containing remarkably realistic dinosaurs, aliens, animated toys and other fanciful creatures. Such animations are made possible by computer graphics. Using such techniques, a computer graphics artist can specify how each object should look and how it should change in appearance over time, and a computer then models the objects and displays them on a display such as your television or a computer screen. The computer takes care of performing the many tasks required to make sure that each part of the displayed image is colored and shaped just right based on the position and orientation of each object in a scene, the direction in which light seems to strike each object, the surface texture of each object, and other factors.
Because computer graphics generation is complex, computer-generated three-dimensional graphics just a few years ago were mostly limited to expensive specialized flight simulators, high-end graphics workstations and supercomputers. The public saw some of the images generated by these computer systems in movies and expensive television advertisements, but most of us couldn't actually interact with the computers doing the graphics generation. All this has changed with the availability of relatively inexpensive 3D graphics systems such as, for example, the Nintendo 64® and various 3D graphics cards now available for personal computers. It is now possible to interact with exciting 3D animations and simulations on relatively inexpensive computer graphics systems in your home or office.
A problem graphics system designers confronted in the past was how to efficiently couple system components together. A modern 3D graphics system is relatively complex, and requires a number of different connections between different aspects of the system. For example, it is often necessary to interface with a mass storage device such as an optical disk. In addition, in an interactive real time system such as a gaming system, some means must be provided to interface with user-manipulable controls such as hand-held controllers or the like. Sound is typically required, so that interfaces with various sound-producing and sound-supporting components are required. It is also necessary to provide some interfacing means for interfacing the system with a display device of an appropriate configuration. Additionally, it is often desirable to interface the system with a number of other components such as, for example, read only memory, flash memory, various memory cards, modems or other network connections, and debugging facilities for game or other application development. Various solutions to this problem were offered.
One approach would be to use standardized interfaces. Computer equipment manufacturers have developed a number of standardized interfaces in the past to connect with mass storage devices, modems, and other peripheral devices. Using standardized interfaces tends to simplify design efforts and achieve component compatibility and interoperability. The typical personal computer has a number of standardized interfaces so it can be modular and compatible with hardware and peripheral devices designed by a number of different manufacturers. Designing a new personal computer does not require redesign of all of these interfaces.
While the standardized interface approach has certain advantages in the arena of general purpose computing, it may not be suitable for home video game systems. Because a home video game system must be manufactured at low cost and yet achieve maximum performance, it is desirable to optimize each and every aspect of the system —including the system interfaces. The interfaces can be looked at as the highways over which information flows throughout the system. This information traffic should flow as rapidly and efficiently as possible. Using standard interfaces may be easier from a design standpoint, but a standardized interface may not provide the high performance that a customized interface might offer. “One size fits all” makes things easier, but doesn't always result in the best possible fit.
Another issue relates to hardware interoperability. Standardized interfaces provide the advantage that everyone can design components that are compatible with them. For example, when you buy a personal computer having a standardized serial interface, parallel interface and expansion device interface, you know that you can go out and purchase any of a variety of different devices all of which will be compatible with those standardized interfaces. You can plug in any of a dozen different types of printers to either the serial or the parallel interface of your personal computer, and they will all work. Similarly, any of dozens of different modems or other network cards can be plugged into the PCMCIA card slot of a personal computer or laptop, and all of these different cards will work.
Open standards have the advantage that they achieve hardware interoperability between systems and a wide range of different accessories. This approach is helpful when the system manufacturer is selling a general purpose device that can be used for virtually any application, but makes less sense in the home video game arena where a given video game manufacturer is responsible for making or licensing all of the various special-purpose accessories for its brand of home video game system.
For example, video game manufacturers in the past have expended substantial time, effort and resources to develop definitive new home video game systems. They want to sell as many of these as possible, and therefore price them very competitively. Like the razor manufacturer who recoups his investment by selling razor blades as opposed to the razor itself, video game system manufacturers rely on controlling access to the installed user base of home video game systems to achieve profits through licensing. If the home video game system used open standards, then competing manufacturers could bypass the company that invested all the time, effort and resources to develop the system to begin with, and could instead market directly to consumers. Accordingly, under this business model, it is important for the system manufacturer to be able to control access to the system.
One technique used successfully in the past to control access to home video game systems was to incorporate security systems that control access to the system. A security system can enable the system to accept or reject things plugged into it. As one example, it is possible to include an integrated circuit chip authentication type device in home video game cartridges. Before the home video game system interoperates with the cartridge or other peripheral device, it may first authenticate the cartridge or other peripheral device by use of the security chip. While this approach can be highly successful, it requires each peripheral device to include authentication type information and/or devices. This increases cost. In addition, no security system is impenetrable. Given enough time, effort and resources, any security system can be “cracked” to unlock access to the system. Thus, further improvements are desirable.
In addition, video game systems typically compete for space atop or around televisions with other electronic components such as video cassette recorders, DVD players, set-top boxes for cable and satellite systems and the like. This “competition” can be exacerbated if peripheral devices are to be added on to the video game system. Accordingly, it would be desirable to provide a video game system that provides a relatively small footprint even when peripheral devices are added to the system.
The present application describes a home video game system having at least one surface provided with one or more recesses therein. The video game system also has a connector within the recess for connecting peripheral devices inserted in the recess to the game processing circuitry. The peripheral device includes an electrical component, an electrical connector coupled to the electrical component for connecting to a connector of the home video game system, and a housing. The housing of the peripheral device is configured so that when the peripheral device is inserted in the recess of the home video game system, it is substantially flush with the external surface of the home video game system. In this way, the footprint of the video game system can remain the same, even if peripheral devices are added. In addition, because the shapes of the peripheral devices are non-standard and unusual, they provide uniqueness that can be used as a basis for excluding unlicensed and unauthorized people from manufacturing components that are compatible with the video game system. This allows a home video game system developer to protect its substantial investment in the development of the system.
These and other features and advantages provided by the invention will be better and more completely understood by referring to the following detailed description of presently preferred embodiments in conjunction with the drawings, of which:
In this example, system 50 is capable of processing, interactively in real time, a digital representation or model of a three-dimensional world. System 50 can display some or all of the world from any arbitrary viewpoint. For example, system 50 can interactively change the viewpoint in response to real time inputs from handheld controllers 52a, 52b or other input devices. This allows the game player to see the world through the eyes of someone within or outside of the world. System 50 can be used for applications that do not require real time 3D interactive display (e.g., 2D display generation and/or non-interactive display), but the capability of displaying quality 3D images very quickly can be used to create very realistic and exciting game play or other graphical interactions.
To play a video game or other application using system 50, the user first connects a main unit 54 to his or her color television set 56 or other display device by connecting a cable 58 between the two. Main unit 54 produces both video signals and audio signals for controlling color television set 56. The video signals are what controls the images displayed on the television screen 59, and the audio signals are played back as sound through television stereo loudspeakers 61L, 61R.
The user also needs to connect main unit 54 to a power source. This power source may be a conventional AC adapter (not shown) that plugs into a standard home electrical wall socket and converts the house current into a lower DC voltage signal suitable for powering the main unit 54. Batteries could be used in other implementations.
The user may use hand controllers 52a, 52b to control main unit 54. Controls 60 can be used, for example, to specify the direction (up or down, left or right, closer or further away) that a character displayed on television 56 should move within a 3D world. Controls 60 also provide input for other applications (e.g., menu selection, pointer/cursor control, etc.). Controllers 52 can take a variety of forms. In this example, controllers 52 shown each include controls 60 such as joysticks, push buttons and/or directional switches. Controllers 52 may be connected to main unit 54 by cables or wirelessly via electromagnetic (e.g., radio or infrared) waves.
To play an application such as a game, the user selects an appropriate storage medium 62 storing the video game or other application he or she wants to play, and inserts that storage medium into a slot 64 (or other storage medium receiving means such as a tray) in main unit 54. Storage medium 62 may, for example, be a specially encoded and/or encrypted optical and/or magnetic disk. The user may operate a power switch 66 to turn on main unit 54 and cause the main unit to begin running the video game or other application based on the software stored in the storage medium 62. The user may operate controllers 52 to provide inputs to main unit 54. For example, operating a control 60 may cause the game or other application to start. Moving other controls 60 can cause animated characters to move in different directions or change the user's point of view in a 3D world. Depending upon the particular software stored within the storage medium 62, the various controls 60 on the controller 52 can perform different functions at different times.
Example Electronics of Overall System
In this example, main processor 110 (e.g., an enhanced IBM Power PC 750) receives inputs from handheld controllers 52 (and/or other input devices) via graphics and audio processor 114. Main processor 110 interactively responds to user inputs, and executes a video game or other program supplied, for example, by external storage media 62 via a mass storage access device 106 such as an optical disk drive. As one example, in the context of video game play, main processor 110 can perform collision detection and animation processing in addition to a variety of interactive and control functions.
In this example, main processor 110 generates 3D graphics and audio commands and sends them to graphics and audio processor 114. The graphics and audio processor 114 processes these commands to generate interesting visual images on display 59 and interesting stereo sound on stereo loudspeakers 61R, 61L or other suitable sound-generating devices.
Example system 50 includes a video encoder 120 that receives image signals from graphics and audio processor 114 and converts the image signals into analog and/or digital video signals suitable for display on a standard display device such as a computer monitor or home color television set 56. System 50 also includes an audio codec (compressor/decompressor) 122 that compresses and decompresses digitized audio signals and may also convert between digital and analog audio signaling formats as needed. Audio codec 122 can receive audio inputs via a buffer 124 and provide them to graphics and audio processor 114 for processing (e.g., mixing with other audio signals the processor generates and/or receives via a streaming audio output of mass storage access device 106). Graphics and audio processor 114 in this example can store audio related information in an SDRAM audio memory 126 that is available for audio tasks. Graphics and audio processor 114 provides the resulting audio output signals to audio codec 122 for decompression and conversion to analog signals (e.g., via buffer amplifiers 128L, 128R) so they can be reproduced by loudspeakers 61L, 61R of the television.
Graphics and audio processor 114 has the ability to communicate with various additional devices that may be present within system 50. For example, a parallel digital bus 130 may be used to communicate with mass storage access device 106 and/or other components. A serial peripheral bus 132 may communicate with a variety of peripheral or other devices including, for example:
3D graphics processor 154 performs graphics processing tasks. Audio digital signal processor 156 performs audio processing tasks. Display controller 164 accesses image information from main memory 112 and provides it to video encoder 120 for display on display device 56. Audio interface and mixer 1300 interfaces with audio codec 122, and can also mix audio from different sources (e.g., streaming audio from mass storage access device 106, the output of audio DSP 156, and external audio input received via audio codec 122). Processor interface 150 provides a data and control interface between main processor 110 and graphics and audio processor 114.
Memory interface 152 provides a data and control interface between graphics and audio processor 114 and memory 112. In this example, main processor 110 accesses main memory 112 via processor interface 150 and memory interface 152 that are part of graphics and audio processor 114. Peripheral controller 162 provides a data and control interface between graphics and audio processor 114 and various peripheral devices mentioned above. SDRAM audio memory interface 158 provides an interface with SDRAM audio memory 126.
Example Graphics Pipeline
Command processor 200 receives display commands from main processor 110 and parses them—obtaining any additional data necessary to process them from shared memory 112. The command processor 200 provides a stream of vertex commands to graphics pipeline 180 for 2D and/or 3D processing and rendering. Graphics pipeline 180 generates images based on these commands. The resulting image information may be transferred to main memory 112 for access by display controller/video interface unit 164—which displays the frame buffer output of pipeline 180 on display 56.
Command processor 200 performs command processing operations 200a that convert attribute types to floating point format, and pass the resulting complete vertex polygon data to graphics pipeline 180 for rendering/rasterization. A programmable memory arbitration circuitry 130 (see
Transform unit 300 performs a variety of 2D and 3D transform and other operations 300a (see
Setup/rasterizer 400 includes a setup unit which receives vertex data from transform unit 300 and sends triangle setup information to one or more rasterizer units (400b) performing edge rasterization, texture coordinate rasterization and color rasterization.
Texture unit 500 (which may include an on-chip texture memory (TMEM) 502) performs various tasks related to texturing including for example:
Texture unit 500 outputs filtered texture values to the texture environment unit 600 for texture environment processing (600a). Texture environment unit 600 blends polygon and texture color/alpha/depth, and can also perform texture fog processing (600b) to achieve inverse range based fog effects. Texture environment unit 600 can provide multiple stages to perform a variety of other interesting environment-related functions based for example on color/alpha modulation, embossing, detail texturing, texture swapping, clamping, and depth blending.
Pixel engine 700 performs depth (z) compare (700a) and pixel blending (700b). In this example, pixel engine 700 stores data into an embedded (on-chip) frame buffer memory 702. Graphics pipeline 180 may include one or more embedded DRAM memories 702 to store frame buffer and/or texture information locally. Z compares 700a′ can also be performed at an earlier stage in the graphics pipeline 180 depending on the rendering mode currently in effect (e.g., z compares can be performed earlier if alpha blending is not required). The pixel engine 700 includes a copy operation 700c that periodically writes on-chip frame buffer 702 to memory portion 113 of main memory 112 for access by display/video interface unit 164. This copy operation 700c can also be used to copy embedded frame buffer 702 contents to textures in the main memory 112 for dynamic texture synthesis effects. Anti-aliasing and other filtering can be performed during the copy-out operation. The frame buffer output of graphics pipeline 180 (which is ultimately stored in main memory 112) is read each frame by display/video interface unit 164. Display controller/video interface 164 provides digital RGB pixel values for display on display 56.
Example Input/Output Subsystem
In the example embodiment, the external interface 1100 and disk interface 1200 have direct access to memory controller 152 via a bus 900. In addition, each one of interfaces 1000, 1100, 1200 and 1300 as well as audio digital signal processor 156 share a common bus 902 used to communicate between these components and a bus interface 904. The bus interface 904, in turn, can be used to arbitrate access to graphics unit 180 including embedded DRAM 702. In the example embodiment, there is also a connection 906 between DSP 156 and audio interface 1300.
Briefly, disk interface 1200 provides an interface to mass storage access device 106 providing a direct memory access capability with interrupt. Serial interface 1000 provides a serial interface to hand controllers 52 or other serial devices using automatic controller polling and bulk data mode including a light gun interface. The external interface 1100 provides multiple serial peripheral interface (SPI) buses as well as a memory mapped area for boot PROM 134. Audio interface 1300 provides an output to audio codec 122 as well as an input for streaming audio from mass storage access device 106. These various interfaces 1000, 1100, 1200, 1300 provide a shared memory port for direct memory access, with round robin arbitration for access to main memory.
Example Detailed Overall System Embodiment/Implementation
In one example implementation, the following external connectors may be provided:
In the example shown, each of connectors 1510, 1514, 1516, 1518, 1520, 1521, 1523-0-1523-3, 1549, 1550 and 1552 comprises a mating male and female multi-pin connector that allows connections to be made, broken and remade without destructive or permanent processes such as soldering or permanent (non-deformable) crimping. Use of such connectors allows simple and easy connection and disconnection between different modular portions of system 50 to provide an easy-to-manufacture system that can also be expanded, extended and reconfigured in the field without special equipment and involved processes.
Referring now more particularly to
Referring to
As mentioned above, peripheral devices PD1, PD2 and PD3 may be any type of peripheral device for coupling to a home video game system. The particular elements making up a peripheral device will depend upon its functionality. Generally speaking, the peripheral device includes one or more electrical components and an electrical connector coupled to the electrical component(s) for connecting to one of the game system connectors. For example, a game controller typically includes user manipulable controls (such as buttons, joysticks, crosspads and the like) and an electrical connector that couples electrical signals based on inputs to the user manipulable controls to one of connectors 1523. Of course, the game controller may include other components such as a memory for storing game data; processing circuitry such as a microprocessor, an application specific integrated circuit, a microcontroller, and the like; and a motor for vibrating the housing of the controller in accordance with commands received from the home video game system. Other peripheral devices may include communication circuits for communicating via wired or wireless communication networks; memory devices including optical, magnetic and semiconductor memories; display devices such as liquid crystal displays; printers; optical detectors such as digital cameras; computers; keypads; keyboards; pointing devices; voice recognition systems; etc.
Referring to
Any of the various connectors described herein can be located in the various connector positions shown in
While the invention has been described in connection with what is presently considered to be the most practical and preferred embodiment, it is to be understood that the invention is not to be limited to the disclosed embodiment, but on the contrary, is intended to cover various modifications and equivalent arrangements.
This application claims priority under 35 U.S.C. 119 to provisional Application No. 60/313,812, filed Aug. 22, 2001, the contents of which are incorporated herein.
Number | Name | Date | Kind |
---|---|---|---|
3369177 | Graham et al. | Feb 1968 | A |
4167019 | Shepperd | Sep 1979 | A |
4278972 | Wozniak | Jul 1981 | A |
4296476 | Mayer et al. | Oct 1981 | A |
4324401 | Stubben et al. | Apr 1982 | A |
4388620 | Sherman | Jun 1983 | A |
4407298 | Lentz et al. | Oct 1983 | A |
4425559 | Sherman | Jan 1984 | A |
4454594 | Heffron et al. | Jun 1984 | A |
4462076 | Smith, III | Jul 1984 | A |
4562308 | Kopetzky et al. | Dec 1985 | A |
4567516 | Scherer et al. | Jan 1986 | A |
4570233 | Yan et al. | Feb 1986 | A |
4589089 | Frederiksen | May 1986 | A |
4592012 | Braun | May 1986 | A |
4658247 | Gharachorloo | Apr 1987 | A |
4725831 | Coleman | Feb 1988 | A |
4799635 | Nakagawa | Jan 1989 | A |
4829295 | Hiroyuki | May 1989 | A |
4837488 | Donahue | Jun 1989 | A |
4850591 | Takezawa et al. | Jul 1989 | A |
4862392 | Steiner | Aug 1989 | A |
4866637 | Gonzalez-Lopez et al. | Sep 1989 | A |
4901064 | Deering | Feb 1990 | A |
4914729 | Omori et al. | Apr 1990 | A |
4945500 | Deering | Jul 1990 | A |
4972470 | Farago | Nov 1990 | A |
4976429 | Nagel | Dec 1990 | A |
5004232 | Wong et al. | Apr 1991 | A |
5049863 | Oka | Sep 1991 | A |
5050041 | Shafi | Sep 1991 | A |
5091832 | Tortola et al. | Feb 1992 | A |
5136664 | Bersack et al. | Aug 1992 | A |
5155768 | Matsuhara | Oct 1992 | A |
5170468 | Shah et al. | Dec 1992 | A |
RE34161 | Nakagawa et al. | Jan 1993 | E |
5213327 | Kitaue | May 1993 | A |
5230059 | Nielsen et al. | Jul 1993 | A |
5239540 | Rovira et al. | Aug 1993 | A |
5245320 | Bouton | Sep 1993 | A |
5268669 | Roskowski | Dec 1993 | A |
5389006 | Noschese | Feb 1995 | A |
5392385 | Evangelisti et al. | Feb 1995 | A |
5392393 | Deering | Feb 1995 | A |
5421028 | Swanson | May 1995 | A |
5421590 | Robbins | Jun 1995 | A |
5428355 | Jondrow et al. | Jun 1995 | A |
5457775 | Johnson, Jr. et al. | Oct 1995 | A |
5459487 | Bouton | Oct 1995 | A |
5504917 | Austin | Apr 1996 | A |
5509811 | Homic | Apr 1996 | A |
5513302 | Tsai | Apr 1996 | A |
5546050 | Florian et al. | Aug 1996 | A |
5556108 | Nagano et al. | Sep 1996 | A |
5593350 | Bouton et al. | Jan 1997 | A |
5594854 | Baldwin et al. | Jan 1997 | A |
5599231 | Hibino et al. | Feb 1997 | A |
5599232 | Darling | Feb 1997 | A |
5607157 | Nagashima | Mar 1997 | A |
5608424 | Takahashi et al. | Mar 1997 | A |
5615344 | Corder | Mar 1997 | A |
5624316 | Roskowski et al. | Apr 1997 | A |
5628686 | Svancarek et al. | May 1997 | A |
5630170 | Koizumi et al. | May 1997 | A |
5630174 | Stone, III et al. | May 1997 | A |
5644790 | Li et al. | Jul 1997 | A |
5645277 | Cheng | Jul 1997 | A |
5655966 | Werdin, Jr. et al. | Aug 1997 | A |
5680534 | Yamato et al. | Oct 1997 | A |
5687357 | Priem | Nov 1997 | A |
5696912 | Bicevskis et al. | Dec 1997 | A |
5701444 | Baldwin | Dec 1997 | A |
5708799 | Gafken et al. | Jan 1998 | A |
5717428 | Barrus et al. | Feb 1998 | A |
5721947 | Priem et al. | Feb 1998 | A |
5727192 | Baldwin | Mar 1998 | A |
5748756 | Leal et al. | May 1998 | A |
5754890 | Holmdahl et al. | May 1998 | A |
5758182 | Rosenthal et al. | May 1998 | A |
5759104 | Shirae et al. | Jun 1998 | A |
5761447 | Knox et al. | Jun 1998 | A |
5764243 | Baldwin | Jun 1998 | A |
5768626 | Munson et al. | Jun 1998 | A |
5768629 | Wise et al. | Jun 1998 | A |
5774133 | Neave et al. | Jun 1998 | A |
5775997 | Veatch | Jul 1998 | A |
5777629 | Baldwin | Jul 1998 | A |
5784064 | Penna et al. | Jul 1998 | A |
5798770 | Baldwin | Aug 1998 | A |
5801706 | Fujita et al. | Sep 1998 | A |
5801716 | Silverbrook | Sep 1998 | A |
5805868 | Murphy | Sep 1998 | A |
5815166 | Baldwin | Sep 1998 | A |
5816921 | Hosokawa | Oct 1998 | A |
5821949 | Deering | Oct 1998 | A |
5832244 | Jolley et al. | Nov 1998 | A |
5867166 | Myhrvold et al. | Feb 1999 | A |
5870027 | Ho | Feb 1999 | A |
5872999 | Koizumi et al. | Feb 1999 | A |
5874969 | Storm et al. | Feb 1999 | A |
5886686 | Chen | Mar 1999 | A |
5892974 | Koizumi et al. | Apr 1999 | A |
5917496 | Fujita et al. | Jun 1999 | A |
5920326 | Rentschler et al. | Jul 1999 | A |
5935224 | Svancarek et al. | Aug 1999 | A |
5940086 | Rentschler et al. | Aug 1999 | A |
5949424 | Cabral et al. | Sep 1999 | A |
5949440 | Krech, Jr. et al. | Sep 1999 | A |
5949643 | Batio | Sep 1999 | A |
5969726 | Rentschler et al. | Oct 1999 | A |
5991546 | Chan et al. | Nov 1999 | A |
5996033 | Chiu-Hao | Nov 1999 | A |
5999196 | Storm et al. | Dec 1999 | A |
6002409 | Harkin | Dec 1999 | A |
6006295 | Jones et al. | Dec 1999 | A |
6018765 | Durana et al. | Jan 2000 | A |
6023738 | Priem et al. | Feb 2000 | A |
6025853 | Baldwin | Feb 2000 | A |
6028611 | Anderson et al. | Feb 2000 | A |
6033309 | Couch et al. | Mar 2000 | A |
6035356 | Khan et al. | Mar 2000 | A |
6037949 | DeRose et al. | Mar 2000 | A |
6057852 | Krech, Jr. | May 2000 | A |
6067411 | Poimboeuf et al. | May 2000 | A |
6071191 | Takeda et al. | Jun 2000 | A |
6076119 | Maemura et al. | Jun 2000 | A |
6092124 | Priem et al. | Jul 2000 | A |
6098130 | Wang | Aug 2000 | A |
6101560 | Gulick | Aug 2000 | A |
6131134 | Huang et al. | Oct 2000 | A |
6147673 | Zarek | Nov 2000 | A |
6166748 | Van Hook et al. | Dec 2000 | A |
6171190 | Thanasack et al. | Jan 2001 | B1 |
6173367 | Aleksic et al. | Jan 2001 | B1 |
6181352 | Kirk et al. | Jan 2001 | B1 |
6190257 | Takeda et al. | Feb 2001 | B1 |
6193609 | D'Achard | Feb 2001 | B1 |
6198488 | Lindholm et al. | Mar 2001 | B1 |
6200253 | Nishiumi et al. | Mar 2001 | B1 |
6213878 | Setsumasa et al. | Apr 2001 | B1 |
6217351 | Fung et al. | Apr 2001 | B1 |
6226012 | Priem et al. | May 2001 | B1 |
6230232 | Nishiumi et al. | May 2001 | B1 |
6238291 | Fujimoto et al. | May 2001 | B1 |
6247075 | Wang et al. | Jun 2001 | B1 |
6263392 | McCauley | Jul 2001 | B1 |
6264558 | Nishiumi et al. | Jul 2001 | B1 |
6279906 | Sanderson et al. | Aug 2001 | B1 |
6307880 | Evans et al. | Oct 2001 | B1 |
6334160 | Emmert et al. | Dec 2001 | B1 |
6386980 | Nishino et al. | May 2002 | B1 |
6496884 | Friesen | Dec 2002 | B1 |
6599194 | Smith et al. | Jul 2003 | B1 |
6609977 | Shimizu et al. | Aug 2003 | B1 |
6615301 | Lee et al. | Sep 2003 | B1 |
20010006391 | Sawano et al. | Jul 2001 | A1 |
20010008847 | Miyamoto et al. | Jul 2001 | A1 |
Number | Date | Country |
---|---|---|
2070934 | Dec 1993 | CA |
0780771 | Jun 1997 | EP |
1 074 945 | Feb 2001 | EP |
1 075 146 | Feb 2001 | EP |
1 081 649 | Mar 2001 | EP |
11053580 | Feb 1999 | JP |
11076614 | Mar 1999 | JP |
11161819 | Jun 1999 | JP |
11203500 | Jul 1999 | JP |
11226257 | Aug 1999 | JP |
11259671 | Sep 1999 | JP |
11259678 | Sep 1999 | JP |
2000-66985 | Mar 2000 | JP |
2000-92390 | Mar 2000 | JP |
2000-132704 | May 2000 | JP |
2000-132706 | May 2000 | JP |
2000-149053 | May 2000 | JP |
2000-156875 | Jun 2000 | JP |
2000-182077 | Jun 2000 | JP |
2000-207582 | Jul 2000 | JP |
2000-215325 | Aug 2000 | JP |
8809573 | Jun 1990 | WO |
WO 9410641 | May 1994 | WO |
Number | Date | Country | |
---|---|---|---|
60313812 | Aug 2001 | US |