Anonymous, “Mechanism to Automate National Language Configuration”, IBM Technical Disclosure Bulletin, vol. 36, No. 9b, Sep. 1993, New York, US; pp. 113-114. |
European Search Report dated Jun. 12, 1998. |
Miron Abramovici, et al., “The Best Flip-Flops to Scan,” International Test Conference 1991. |
Kee S. Kim and Charles R. Kime, “Partial Scan by Use of Empirical testability,” IEEE 1990. |
Prashant S. Parikh and Miron Abramovici, “A Cost-Based Approach to Partial Scan,” ACM/IEEE 1993. |
Dong Xiang and Janak H. Patel, “A Global Algorithm for the Partial Scan Design Problem Using Circuit State Information,” International Test Conference, IEEE 1996. |
Vishwani D. Agrawal et al., “Designing Circuits with Partial Scan,” 1987. |
Hi-Keung Tony Ma et al., “An Incomplete Scan Design Approach to Test Generation for Sequential Machines,” International Test Conference 1988. |
Vivek Chickermane and Janak H. Patel, “A Fault Oriented Partial Scan Design Approach,” 1991. |
Insung Park et al., “A New Method for Partial Scan Design Based on Propagation and Justification Requirements of Faults,” International Test Conference 1995. |
Vamsi Boppana and W. Kent Fuchs, “Partial Scan Design Based on State Transition Modeling,” International Test Conference 1996. |
Chih-chang Lin et al., “Cost-Free Scan: A Low-Overhead Scan Path Design Methodology,” IEEE 1995. |
Chih-chang Lin et al., “Test-Point Insertion: Scan Paths Through Functional Logic,” IEEE 1998. |
Douglass Chang et al., “A Test Synthesis Approach to Reducing BALLAST DFT Overhead,” 1997. |
Rajesh Gupta et al., Correspondence, “The BALLAST Methodology for Structured Partial Scan Design,” IEEE 1990. |
Kwang-Ting Cheng and Vishwani D. Agrawal, “A Partial Scan Method for sequential Circuits with Feedback,” IEEE 1990. |
D. H. Lee and S. M. Reedy, “On Determining Scan Flip-Flops in Partial-Scan Designs,” IEEE 1990. |
Arno Kunzmann and Hans-Joachim Wunderlich, “An Analytical Approach to the partial Scan Problem,” Journal of Electronic Testing 1990. |
Sudipta Bhawmik and Kwang-Ting Cheng, “Pascant: A Partial Scan and Test Generation System,” Custom Integrated Circuits Conference 1991. |
Shang-E Tai and Debashis Bhattacharya, “A Three-stage Partial Scan Design Method using the Sequential Circuit Flow Graph,” IEEE 1994. |
Srimat T. Chakradhar et al., “An Exact Algorithm For Selecting Partial Scan Flip-Flops.” |
Arun Balakrishnan and Srimat T. Chakradhar, “Sequential Circuits with Combinational Test Generation Complexity,” IEEE 1995. |
Toshinobu Ono, “Selecting Partial Scan Flip-Flops for Circuit Partitioning,” 1994. |
Hyoung B. Min and William A. Rogers, “A Test Methodology for Finite State Machines Using partial scan Design,” Journal of Electronic Testing 1992. |
Wu-Tung Cheng and Tapan J. Chakraborty, “Gentest, An Automatic Test-Generation System for Sequential Circuits,” IEEE 1989. |
Srinivas Devadas, “A Synthesis and Optimization Procedure for Fully and easily testable Sequential Machines,” IEEE 1989. |
Xinghao Chen and Michael L. Bushnell, “Dynamic State and Objective Learning for Sequential Circuit Automatic Test Generation Using Decomposition Equivalence,” IEEE 1994. |