1. Field of the Invention
The present invention relates to a switching-regulator type DC-DC converter which converts direct-current voltage, and especially to a switching-mode power supply device which controls an output using a PFM (pulse-frequency modulation) technique.
2. Description of Related Art
A switching-regulator type DC-DC converter is an example of a circuit which outputs direct-current voltage having different electrical potentials by converting direct-current input voltage. As such a DC-DC converter, there is one that is provided with a driving switching element which applies a direct-current voltage supplied from a direct-current power supply such as a battery to an inductor (coil), passing a current thereto, and charges energy in the coil, a rectifying element which rectifies a current in the coil during an energy release period when the driving switching element is turned off, and a control circuit which performs on-off control of the driving switching element.
Conventionally, in the above-mentioned switching-regulator type DC-DC converter, a voltage proportional to an output voltage is fed back to a comparator for PFM (pulse-frequency modulation) control or to a comparator for PWM (pulse-width modulation) control, and therefore a frequency or pulse width is controlled to extend an ON period of the driving switching element when an output voltage decreases and a frequency or pulse width is controlled to shorten an ON period of the driving switching element when an output voltage increases.
In a DC-DC converter using a PFM control technique like the one depicted in
However, in the PFM control DC-DC converter driven for a fixed ON period with a guaranteed minimum OFF period, when a load becomes heavy suddenly, a control system operates so that a current IL passing through the inductor L1 is increased as a frequency of driving pulse is increased. Here, the rate of increase in the inductor current IL depends on an on-duty of the driving pulse. The on-duty reaches maximum when the converter operates for the shortest OFF period, i.e., the minimum OFF period, and the inductor current IL increases most rapidly.
When a switching frequency is made higher or an input-output voltage ratio becomes large, a fixed ON period is set short, thereby making the maximum on-duty small. Then, if the maximum on-duty becomes small, a failure may occur where the inductor current IL cannot be increased fast enough when a load gets heavy suddenly as shown in
Thus, there is a proposed invention which increases a maximum on-duty cycle by preparing the first and second fixed ON periods and switching therebetween (for example, Japanese Patent Laid-Open Publication 2009-148157). However, in a DC-DC converter having such structure, a plurality of timers are needed, making a circuit scale larger, and an inductor current may not be increased fast enough even in a high-side on-duty cycle.
The present invention has been accomplished focusing on the aforementioned problems, and an object of the present invention is to provide a technique which allows a switching-mode power supply device which is driven for a fixed ON period or a fixed OFF period to quickly respond to a sudden load change.
The present invention should be fully understood through detailed explanation and attached drawings below, which are however solely for the sake of explanation and do not limit the scope of the invention, and wherein:
Preferred embodiments of the present invention will be described below based on the drawings.
The DC-DC converter of this embodiment is provided with a coil L1 serving as an inductor, a high-side driving switching element M1 connected between a voltage input terminal IN to which a direct-current input voltage Vin is applied and one terminal of the coil L1 and the high-side driving switching element M1 passes a driving current towards the coil L1, and a low-side rectifying switching element M2 connected between one terminal of the coil L1 and a ground point. The driving switching element M1 may be formed of a P-channel MOSFET (insulated gate field effect transistor) or an N-channel MOSFET, and the rectifying switching element M2 may be formed of an N-channel MOSFET.
The DC-DC converter of the embodiment is also provided with a switching control circuit 20 which drives the aforementioned switching elements M1 and M2 to be on or off, and a smoothing condenser C1 connected between the other terminal of the coil L1 (output terminal OUT) and a ground point.
Of the circuits and elements included in the DC-DC converter, though not specifically limited, the switching control circuit 20 and the switching elements M1 and M2 may be formed on a semiconductor chip as a semiconductor integrated circuit (a power supply controlling IC), and the coil L1 and condenser C1 may be structured as external elements to be connected to external terminals provided in the IC.
In the DC-DC converter of this embodiment, driving pulses GP1 and GP2 which turn the switching elements M1 and M2 on and off in a complementary manner are generated by the switching control circuit 20, and in a steady state, when the driving switching element M1 is turned on, the direct-current input voltage Vin is applied to the coil L1 passing a current towards an output terminal OUT through and the smoothing condenser C1 is charged.
Also, when the driving switching element M1 is turned off, then the rectifying switching element M2 is turned on instead, allowing a current to pass the coil L1 through the rectifying switching element M2 which has been turned on. Thereafter, a pulse width of the driving pulse GP1 to be inputted into a control terminal (gate terminal) of the switching element M1 is made constant to control a switching frequency in accordance with an output voltage, and thus a direct-current output voltage Vout is generated at a given electrical potential with a decreased direct-current input voltage Vin. Here, the “constant pulse width” includes a constant pulse width at a level equivalent to an ON period as well as a constant pulse width at a level equivalent to an OFF period.
Switching control circuit 20 includes a trigger signal generating circuit 21 which takes the output voltage Vout and a predetermined reference voltage Vref1 as inputs and outputs a trigger pulse when the output voltage Vout is decreased to a given electrical potential, a sudden load change detection circuit 22 which monitors the output voltage Vout and detects a sudden load change, a timer circuit 23 which counts a fixed ON period, a timer circuit 24 which counts a minimum OFF period, and an RS flip-flop 25 serving as a driving pulse generating circuit which generates the driving pulses GP1 and GP2 that turn on or off the switching elements M1 and M2. The timer circuits 23 and 24 may be constructed by timer counters which count clock signals with a given frequency higher than a switching frequency, or an analog timer circuit made of a constant current source and a condenser as well as a comparator.
Moreover, the switching control circuit 20 is provided with an AND gate G1 which takes outputs of the aforementioned sudden load change detection circuit 22 and the fixed ON period timer circuit 23 as inputs, and an AND gate G2 which takes outputs of the aforementioned trigger signal generating circuit 21 and the minimum OFF period timer circuit 24 as inputs. The switching control circuit 20 is structured so that the RS flip-flop 25 is reset by an output of the AND gate G1 and the RS flip-flop 25 is set by an output of the AND gate G2. In the embodiment shown in
Next, an operation of the DC-DC converter of this embodiment having the switching control circuit 20 structured as described above will be explained using the timing chart shown in
First, in a state of light load (a time frame T1 in
Also, when the switching element M1 is turned on, the fixed ON period timer circuit 23 is activated at the same time. Thereafter, when time is up in the timer circuit 23 after a predetermined fixed ON period has elapsed, the fixed ON period timer circuit 23 outputs a one-shot pulse P1, which is then inputted into the flip-flop 25 through the opened AND gate G1, making the flip-flop 25 be in a reset state. Therefore, an output Q of the flip-flop 25, in other words, a driving pulse GP1, falls to a low level, and the switching element M1 is made to be in an OFF state and the switching element M2 is made to be in an ON state (timing t2, t4 . . . in
When the output Q of the flip-flop 25 falls to a low level, an inverted output/Q rises to a high level, the minimum OFF period timer circuit 24 is activated, and an output thereof changes to a low level. Hence, the AND gate G2 is blocked and even if an output of the trigger signal generating circuit 21 changes to the high level in relatively early stage because of a load being heavy, the flip-flop 25 is not to be set. This means that the switching element M1 is in the OFF state during the counting period of the minimum OFF period timer circuit 24, guaranteeing the minimum OFF period. Moreover, when a predetermined minimum OFF period elapses after the minimum OFF period timer circuit 24 is activated, an output of the timer circuit 24 changes to the high level and the AND gate G2 is opened, allowing an output of the trigger signal generating circuit 21 to pass therethrough to set the flip-flop 25.
On the other hand, if a load becomes heavy suddenly as shown in the time frame T2 in
Therefore, the flip-flop 25 remains in a set state, the switching element M1 stays in an ON state for a relatively long period (M2 is in an OFF state), and time for charging energy in the coil (inductor) L1 becomes longer, enabling to respond to a sudden load increase. In addition, as evident from comparison to
Thereafter, as the output voltage Vout recovers, an output of the sudden load change detection circuit 22 changes to the low level, opening the AND gate G1, and allowing an output pulse of the fixed ON period timer circuit 23 to be inputted into the flip-flop 25. As a result, similarly to the time frame T1, switching control by a driving pulse defined by the fixed ON period timer and the minimum OFF period timer is to be carried out again.
According to the aforementioned embodiment, when the sudden load change detection circuit detects an abrupt change of a load, a pulse width of the driving pulse is extended. Therefore, when control is performed for a fixed ON period, the switching element is made to be in an ON state for a relatively long time, time for the inductor to be charged with energy becomes longer, thus enabling to respond quickly to a sudden load increase. Also, when control is carried out for a fixed OFF period, the switching element is to be in an OFF state for a relatively long period, time for the inductor to release energy becomes longer, thus enabling to respond quickly to a sudden decrease of the load.
In other words, when the sudden load change detection circuit detects a sudden load change, a signal showing the end of an ON or OFF period outputted from a first timekeeping means is prohibited, and a pulse width of the driving pulse is extended, thus enabling to quickly respond to a sudden load change.
In the switching control circuit 20 of this embodiment, a comparator CMP1 is used as the trigger signal generating circuit 21 to compare a feedback voltage VFB of an output and a given reference voltage Vref1 and output a voltage in accordance with a result of the comparison, and a comparator CMP2 is used as the sudden load change detection circuit 22 to compare a feedback voltage VFB and a given reference voltage Vref2 and output a voltage in accordance with a result of the comparison. Here, Vref2 is a voltage lower than Vref1, in other words, Vref1>Vref2.
According to this embodiment, the trigger signal generating circuit and the sudden load change detection circuit can be constructed by relatively simple circuits, thus realizing a switching-mode power supply device which can quickly respond to a sudden load change while avoiding a substantial expansion in the scale of the circuit.
In the embodiment shown in
In the switching control circuit 20 shown in
The rest of the structure and operation are the same as those of the switching control circuit 20 of
According to this modified example, the circuit structure of the control circuit can be simplified, thus enabling to reduce an area occupied by the circuit.
This modified example utilizes a phenomenon that, when the comparator is used as the trigger signal generating circuit 21, an output of the comparator changes to the high level for different periods of time depending on whether the load changes moderately or suddenly (the period is longer when the load changes suddenly). In other words, in the case of this modified example, the comparator CMP serving as the trigger signal generating circuit 21 also functions as the sudden load change detection circuit.
According to the modified example, a single comparator CMP can construct a circuit which generates and outputs a signal which provides timing for turning the driving switching element on or off, thus enabling to simplify the circuit.
In this embodiment, the present invention is applied to a DC-DC converter using a current mode controlling technique, and, as a trigger signal generating circuit 21 included in a switching control circuit 20, a circuit is used which includes an inductor current detection circuit ICD which detects a current flowing through a coil (inductor) L1, an error amplifier AMP which outputs a voltage proportional to a difference in electrical potential between an output feedback voltage VFB and a reference voltage Vref1, and a comparator CMP1 which compares an output voltage of the abovementioned inductor current detection circuit ICD and an output voltage of the error amplifier AMP.
The inductor current detection circuit ICD may be structured to have a resistor (sense resistor) connected to the coil L1 in series so as to detect a current value from a voltage between terminals (an amount of voltage drop) of the sense resistor and output a voltage proportional to the current value, for example.
The rest of the structure and operation are the same as the switching control circuit 20 of
In this embodiment, as a trigger signal generating circuit 21 constituting the switching control circuit 20, a circuit is used which includes an error amplifier AMP which generates a voltage proportional to a difference in electrical potential between an output feedback voltage VFB and a reference voltage Vref1, and a voltage-controlled oscillator VCO where an oscillating frequency changes in accordance with an output voltage of the error amplifier AMP.
The trigger signal generating circuit 21 of this embodiment operates such that the oscillating frequency of the voltage-controlled oscillator VCO is lowered as an output voltage of the error amplifier AMP is decreased when the output voltage Vout is increased, and the oscillating frequency of the voltage-controlled oscillator VCO is increased as an output voltage of the error amplifier AMP is increased when the output voltage Vout is decreased. Therefore, feedback control is carried out to maintain the constant output voltage Vout.
The rest of the structure and operation are the same as the switching control circuit 20 of
The invention accomplished by the inventor has been specifically described above based on the embodiments. However, the present invention shall not be limited to those embodiments. For instance, in the foregoing embodiments, a DC-DC converter which carries out control with a fixed ON period and a minimum OFF period is explained, however, the present invention may also be applied to a DC-DC converter which performs control with a fixed OFF period and a minimum ON period. Therefore, a DC-DC converter which can quickly respond to a sudden load decrease can be realized.
Also, although the sudden load change detection circuit 22 of the abovementioned embodiments detects a sudden load change from a change in an output voltage Vout, device for detecting a scale of a load current may be provided so as to detect a sudden load change from a change in the load current.
Moreover, in the abovementioned embodiments, the AND gate G1 is provided which permits or blocks supply of an output of the fixed ON period timer circuit 23 to the flip-flop 25 when the sudden load change detection circuit 22 detects a sudden load change. However, instead of providing the AND gate G1, an output of the sudden load change detection circuit 22 may be directly supplied to the fixed ON period timer circuit 23 to prevent a timer from operating, or the output may remain unchanged even if time is up in the timer.
Furthermore, in this embodiment, the switching element M2 formed of a MOS transistor and the like is used as a low-side element connected between the beginning of the coil L1 and a ground point. However, a DC-DC converter can use a diode instead of the switching element M2, and the present invention may also be applied to such DC-DC converter.
Moreover, in the foregoing description, an example was explained where the present invention is applied to a voltage step-down DC-DC converter. However, the present invention is not limited thereto, and can also be applied to a voltage step-up DC-DC converter or an inverting DC-DC converter which generates a negative voltage.
Entire disclosure of the Japanese Patent Application No. 2010-289325 filed on Dec. 27, 2010 including the description, claims, drawings, and abstract thereof are incorporated in the present application as it is.
Number | Date | Country | Kind |
---|---|---|---|
2010-289325 | Dec 2010 | JP | national |
Number | Name | Date | Kind |
---|---|---|---|
7492135 | Saeki et al. | Feb 2009 | B2 |
8248046 | Hasegawa | Aug 2012 | B2 |
8310219 | Kuroyabu et al. | Nov 2012 | B2 |
8324880 | Wang et al. | Dec 2012 | B2 |
20080174286 | Chu et al. | Jul 2008 | A1 |
20120161738 | Nakashima | Jun 2012 | A1 |
20120274296 | Higuchi et al. | Nov 2012 | A1 |
20120274300 | Nakashima | Nov 2012 | A1 |
20120274301 | Nakashima | Nov 2012 | A1 |
20120299565 | Zhang et al. | Nov 2012 | A1 |
20140062433 | Zhou et al. | Mar 2014 | A1 |
Number | Date | Country |
---|---|---|
2009-148157 | Jul 2009 | JP |
Number | Date | Country | |
---|---|---|---|
20120161738 A1 | Jun 2012 | US |