Patent Application
20150053264
1. Field of the Invention
An embodiment of the present invention relates to a structure of a photoelectric conversion device utilizing photoelectric effect of a semiconductor and a manufacturing method thereof.
2. Description of the Related Art
A photoelectric conversion device in which a photoelectric conversion cell formed using a single crystal semiconductor and a photoelectric conversion cell formed using an amorphous semiconductor are combined is known. For example, a tandem photoelectric conversion device is disclosed, which is formed as follow: a p-type single crystal silicon layer separated from a p-type single crystal silicon substrate is bonded to a substrate; and an n-type single crystal silicon layer, a p-type amorphous silicon layer, and an n-type amorphous silicon layer are formed in this manner over the p-type single crystal silicon layer (see Patent Document 1).
On the other hand, a single-type photoelectric conversion device is disclosed, which is formed as follow: a microcrystalline silicon layer having sensitivity to a long wavelength and an amorphous silicon layer having sensitivity to a short wavelength are stacked to form an i-type semiconductor layer, and the i-type semiconductor layer is interposed between a p-type semiconductor layer and an n-type semiconductor layer (see Patent Document 2).
The two kinds of photoelectric conversion devices exemplified above have different structures; however, objects of both the structures are to improve conversion efficiency by utilizing characteristics of amorphous silicon whose light absorption coefficient is high in the range of visible light and characteristics of single crystal silicon whose light absorption coefficient is higher in the range of light having long wavelength and whose life time of minority carriers is longer, as compared to amorphous silicon.
[Patent Document 1] Japanese Published Patent Application No. H10-335683.
[Patent Document 2] Japanese Published Patent Application No. H10-242493.
However, in the conventional tandem photoelectric conversion device in which a single crystal semiconductor and an amorphous semiconductor are combined, there is a problem in that a top photoelectric conversion cell and a bottom photoelectric conversion cell need to be manufactured independently and therefore, steps are doubled. On the other hand, in the i-type layer in which a microcrystalline silicon layer and an amorphous silicon layer are stacked, a farce number of defects exist in the microcrystalline silicon layer; therefore, conversion efficiency equivalent to that of single crystal silicon in which a small number of defects exist cannot be obtained.
In view of the aforementioned problems, an object is to increase the conversion efficiency of a photoelectric conversion device without increase in the manufacturing steps.
An embodiment of the present invention is a photoelectric conversion device in which a second semiconductor layer including a single crystal region and an amorphous region is provided between a first semiconductor layer having one conductivity type and a third semiconductor layer having a conductivity type opposite to the one conductivity type and characterized by the structure of the second semiconductor layer. That is, the single crystal region and the amorphous region in the second semiconductor layer are formed so that the single crystal region is distributed and occupied dominantly on the first semiconductor layer side and the amorphous region is distributed and occupied dominantly on the third semiconductor layer side. In addition, both of the single crystal region and the amorphous region exist in the center part or at the vicinity of the second semiconductor layer.
According to an embodiment of the present invention, a photoelectric conversion device is described, which includes a first semiconductor layer having one conductivity type, which is single crystal formed over a supporting substrate, a buffer layer including a single crystal region and an amorphous region, a second semiconductor layer provided over the buffer layer, which includes a single crystal region and an amorphous region, and a third semiconductor layer having a conductivity type opposite to the one conductivity type, which is provided aver the second semiconductor layer.
In the second semiconductor layer, the proportion of the single crystal region is higher than that of the amorphous region on the first semiconductor layer side and the proportion of the amorphous region is higher than that of the single crystal region on the third semiconductor layer side. Alternatively, the second semiconductor layer includes the single crystal region which is grown from the buffer layer and includes growing ends each having a needle-like shape, and the amorphous region which is grown toward the third semiconductor layer side so as to have a conical shape whose end is on the buffer layer side and in which the single crystal region is embedded.
Both of the single crystal region and the amorphous region exist in the second semiconductor layer, which generates a synergistic effect, in other words, even when the semiconductor layer is not as thick as a single crystal wafer, the second semiconductor layer functions so that light is absorbed due to existence of the amorphous region to generate photocarriers. When the single crystal region exists in contact with the amorphous region, photocarriers flow through the single crystal region, and therefore, carrier transporting properties of the second semiconductor layer are improved.
According to an embodiment of the present invention, a method for manufacturing a photoelectric conversion device is described, in which a first semiconductor layer having one conductivity type which is a single crystal semiconductor film is formed over a supporting substrate; a buffer layer which includes a single crystal region and an amorphous region is formed over the first semiconductor layer; a second semiconductor layer which includes a single crystal region grown from the single crystal region of the buffer layer, and an amorphous region grown from the amorphous region of the buffer layer, is formed over the buffer layer; and a third semiconductor layer having a conductivity type opposite to the one conductivity is formed over the second semiconductor layer.
The second semiconductor layer includes the single crystal region and the amorphous region which are grown from the butler layer, and is formed so that a larger amount of the single crystal region is included on the first semiconductor layer side than the amorphous region and a larger amount of the amorphous region is included on the third semiconductor layer side than the single crystal region. Alternatively, the second semiconductor layer is formed so as to include the single crystal region which is grown from the buffer layer, and the amorphous region which is grown from the buffer layer so as to have a conical o shape and in which the single crystal region is embedded.
When the first semiconductor layer is formed using a single crystal semiconductor, the buffer layer in which both of the single crystal region and the amorphous region exist can be formed. The buffer layer, in which both of the single crystal region and the amorphous region exist, functions so that the single crystal region and the amorphous region are included in the second semiconductor layer. The buffer layer functions so that the crystal region is unevenly distributed OR the buffer layer side when the second semiconductor layer is formed. The buffer layer functions so that each of the growing ends of the crystal region in the second semiconductor layer has a needle-like shape.
In this specification, “single crystal” refers to a crystal whose crystal planes or crystal axes are aligned with each other and whose atoms or molecules are spatially ordered. Needless to say, although single crystals are structured by orderly aligned atoms, single crystals may include a lattice defect in which part of the alignment is disordered or single crystals may include intended or unintended lattice distortion.
Note that the term “damaged region” in this specification refers to a region at which a single crystal semiconductor substrate is separated into a single crystal semiconductor layer and a separated substrate (a single crystal semiconductor substrate) in a separation step, and refers to the vicinity thereof. The state of the “damaged region” is varied depending on a method for forming the “damaged region”. For example, the “damaged region” is a region whose crystal structure is partly disordered and whose crystal is damaged. Note that a region from the surface side of the single crystal semiconductor substrate to the “damaged region” is somewhat damaged depending on a case. However, the “damaged region” in this specification refers to a region at which separation is performed later and refers to the vicinity thereof.
Note that in this specification, the ordinal numbers such as “first”, “second”, and “third” which are used for predetermined terms are given for convenience in order to distinguish elements does not limit the number and does not limit the arrangement and the order of the steps.
The second semiconductor layer including the single crystal region and the amorphous region is provided between the first semiconductor layer having one conductivity type and the third semiconductor layer having a conductivity type opposite to the one conductivity type, whereby light collection efficiency is improved and conversion efficiency can be increased.
The semiconductor layer including the single crystal region and the amorphous region is formed over the buffer layer including the single crystal region and the amorphous region, so that the photoelectric conversion device which allows the best use of a synergistic effect of a single crystal semiconductor and an amorphous semiconductor can be manufactured without increase of the manufacturing steps.
Embodiments and examples of the present invention disclosed are described below with reference to the drawings. However, the present invention is not limited to the following description, and it is easily understood by those skilled in the art that modes and details can be variously changed without departing from the purpose and the scope of the present invention. Therefore, this invention is not interpreted as being limited to the description of the embodiments below.
Further, in embodiments hereinafter described, the same parts are denoted with the same reference numerals throughout the drawings. Note that components illustrated in the drawings, that is, a thickness or a width of a layer, a region, or the like, a relative position, and the like are exaggerated in some cases for clarification in description of embodiments.
An embodiment as an example of the present invention is described with reference to
In
To form the first semiconductor layer 101 using a single crystal semiconductor, the following method can be applied: a method in which a single crystal semiconductor layer is directly formed over the substrate 100 by a chemical vapor deposition method (CVD); or a method in which a single crystal semiconductor substrate is sliced and fixed to the substrate 100. In the case of the latter method, a hydrogen-implantation-separation method in which hydrogen is implanted into the single crystal semiconductor substrate to form a damaged region and then a surface portion of the single crystal semiconductor substrate is separated can be employed. As the single crystal semiconductor substrate, a single crystal silicon wafer is typically used.
Note that a chemical vapor deposition method is one kind of thin film formation methods and called with this name because chemical reaction is utilized in a film formation process. A chemical vapor deposition method includes a thermal CVD method in which film is deposited by elevating a temperature, a photo CVD method in which irradiation with light is performed in order to promote chemical reaction and thermal decomposition, a plasma CVD method in which a gas is excited so as to be in plasma state, and the like.
The first semiconductor layer 101 sliced by a hydrogen-implantation-separation method is directly bonded to the substrate 100. Directly bonding is a technique by which two objects are brought to be in contact with each other at the atomic level and then bonded together by a bonding force between atoms or molecules. In
As the method for slicing the single crystal semiconductor substrate, a slicing method in which the single crystal semiconductor substrate is grinded and/or polished may be employed in addition to a hydrogen-implantation-separation method. In this case, the first semiconductor layer 101 is preferably fixed to the substrate 100 by a direct bonding.
A second semiconductor layer 102 provided over the first semiconductor layer 101 includes a single crystal region 104 and an amorphous region 105. Note that a buffer layer 103 including a single crystal region and an amorphous region exists between the first semiconductor layer 101 and the second semiconductor layer 102.
The buffer layer 103 is in contact with the first semiconductor layer 101. Crystals of the buffer layer 103 are grown from the first semiconductor layer 101 by a thin film formation method such as a chemical vapor deposition method, so that the buffer layer 103 includes a single crystal. The buffer layer 103 includes the amorphous region. The density of the amorphous region can be controlled by controlling a temperature at the time of formation of the buffer layer 103. For example, the density of the amorphous region is increased by lowering, the temperature at the time of formation of the buffer layer 103.
The proportion of the amorphous region in the buffer layer 103 including the single crystal region and the amorphous region is preferably less than 10% approximately. This is to increase the proportion of the amorphous region in the second semiconductor layer 102 toward the first semiconductor layer 101 side so as to be higher than the proportion of the single crystal region when the second semiconductor layer 102 is formed.
Alternatively, as the buffer layer 103, a stack obtained in a such a manner that specific treatment is performed on a surface of the first semiconductor layer 101 so that part of single crystal is made amorphous can be used instead of the stack formed over the first semiconductor layer 101 by a thin film formation method as described above. For example, there is a method in which the part of the surface of the first semiconductor layer 101 is made amorphous by plasma treatment. A gas which is not to be deposited such as hydrogen, a rare gas, or a mixed gas of hydrogen and a rare gas, is used in this plasma treatment.
As a means for growing crystals depending on the crystallinity of the first semiconductor layer 101 that is a base, a chemical vapor deposition method (a plasma CVD method) in which glow discharge plasma is used is preferable. The thin film formed as the buffer layer 103 has a single crystal structure in which an amorphous region is mixed due to influence of ion irradiation in the step of crystal growth. For example, if a growing surface of the buffer layer 103 is exposed to plasma in the step of film formation by a plasma CVD method, the crystallinity is partly broken, whereby it is possible that an amorphous region can exist in the single crystal structure.
The layer including the single crystal region 104 and the amorphous region 105 is formed over the buffer layer 103. The single crystal region 104 is grown from the single crystal region of the buffer layer 103. The amorphous region 105 is grown from the amorphous region of the buffer layer 103. The thin film including the single crystal region 104 and the amorphous region 105 can be grown by a chemical vapor deposition method. In a chemical vapor deposition method, the thin film is grown by gas phase reaction of precursors (radicals) in as gas phase and surface reaction of precursors (radicals) at the growing surface. At this time, by controlling the surface reaction, the crystals of the thin film can be grown depending on the crystallinity of the base from which the thin film is grown. Needless to say, in order to grow the thin film including the single crystal region and the amorphous region by controlling the surface reaction, another thin film formation method such as an evaporation method or a sputtering method can be employed.
On the other hand, in the buffer layer 103, when crystals are not grown at the part where the amorphous region exists, an amorphous thin film is grown. As schematically illustrated in
The proportion of the single crystal region 104 is reduced as the distance from the buffer layer 103 becomes longer while the amorphous region 105 is grown to have a conical shape. Then, the thickness of the second semiconductor layer 102 is increased, so that the single crystal region 104 is embedded in the amorphous region 105. Therefore, growing ends of the single crystal region 104 each have a needle-like shape.
In this manner, the buffer layer 103 in which both of the single crystal region and the amorphous region exist is provided over the first semiconductor layer 101 having the single crystal phase, and then the thin film is grown thereover, whereby the second semiconductor layer 102 including the single crystal region 104 and the amorphous region 105 can be formed. Note that in the case where a polycrystal is substituted for a single crystal of the single crystal region included in the buffer layer 103, the second semiconductor layer including a polycrystalline region and an amorphous region is formed. When such a semiconductor is used, an object of the present invention can also be achieved and the same effect can also be obtained.
A third semiconductor layer 106 is provided in contact with the second semiconductor layer 102. The third semiconductor layer 106 is a semiconductor layer having a conductivity type opposite to that of the first semiconductor layer 101. Note that the second semiconductor layer 102 is a semiconductor layer to which an impurity imparting a conductivity type is not added purposely. Even when the second semiconductor layer 102 includes an impurity imparting a conductivity type purposely or unintentionally, the impurity is included in the second semiconductor layer 102 at a lower concentration than those of the first semiconductor layer 101 and the third semiconductor layer 106.
The first semiconductor layer 101, the second semiconductor layer 102, and the third semiconductor layer 106 are stacked, so that a diode is formed. A first electrode 107 in contact with the first semiconductor layer 101 and a second electrode 108 in contact with the third semiconductor layer 106 may be provided as appropriate and are accessory elements in the photoelectric conversion device of this embodiment.
In the second semiconductor layer 102, the single crystal region 104 is included at a higher proportion than that of the amorphous region 105 on the first semiconductor layer 101 side; the amorphous region 105 is included at a higher proportion than that of the single crystal region 104 on the third semiconductor layer 106 side. In other words, the second semiconductor layer 102 includes the single crystal region 104 which is grown from the buffer layer 103 and has the growing ends each having a needle-like shape, and the amorphous region 105 which is grown toward the third semiconductor layer 106 so as to have a conical shape whose end is on the buffer layer 103 side and in which the single crystal region 104 is embedded.
The amorphous region 105 has a higher absorption coefficient with respect to light than the single crystal region 104; therefore, light needed for photoelectric conversion can be absorbed even when the thickness of the second semiconductor layer 102 is not thickened to several tens μm. In the presence of the single crystal region 104 in the vicinity of the amorphous region 105, photocarriers generated in the amorphous region 105 flow through the single crystal region 104. Thus, the number of the photocarriers captured by a carrier trap is reduced and a light collection efficiency is increased; therefore, conversion efficiency can be increased. A light collection efficiency is a rate of the maximum number of carriers (the maximum amount of current) which can be extracted from the photoelectric conversion device per unit time with respect to the total number of photons entering the photoelectric conversion device per unit time and per unit area.
The buffer layer 103 has an effect of increasing the proportion of the single crystal region 104 at the beginning of formation of the second semiconductor layer 102 (on the first semiconductor layer 101 side) and increasing the proportion of the amorphous region 105 at the latter half of formation of the second semiconductor layer 102 (on the third semiconductor layer 106 side).
Growth of The amorphous region 105 begins from a very minute region and the growing region thereof is spread as the thickness of the second semiconductor layer 102 is increased. This can be explained by a difference between the growth rate of the single crystal region 104 and that of the amorphous region 105. In other words, since the growth rate of the amorphous region 105 is higher than that of the single crystal region 104, the growing region of the amorphous region 105 is spread as the thickness of the second semiconductor layer 102 is increased. As a result, as illustrated in
The buffer layer 103 may have a structure in which part of or the entire surface of the first semiconductor layer 101 that is a base is made uneven so that the amorphous region is included in the single crystal region, as illustrated in
Even in the case where the buffer layer 103 formed over the first semiconductor layer 101 that is a base which is not flat is used, the single crystal region 104 and the amorphous region 105 are grown in a similar manner to
Note that in the cases of
The second semiconductor layer 102 including the single crystal region 104 and the amorphous region 105 is provided between the first semiconductor layer 101 having one conductivity type and the third semiconductor layer 106 having a conductivity type opposite to the one conductivity type, so that the light collection efficiency is improved and therefore conversion efficiency can be increased. The single crystal region and the amorphous region are included in the buffer layer 103 and the second semiconductor layer 102 is grown thereover by a chemical vapor deposition method, whereby the single crystal region 104 and the amorphous region 105 can be included in the second semiconductor layer 102. Accordingly, the photoelectric conversion device which allows that best use of a synergistic effect of a single crystal semiconductor and an amorphous semiconductor can be obtained without increase of the manufacturing steps.
An embodiment as an example of a method for manufacturing a photoelectric conversion device is described with reference to
A damaged region 110 is formed by irradiating the semiconductor substrate 109 with ions. Ions of a light element such as hydrogen ions or helium ions are preferably used as the ions with which the semiconductor substrate 109 is irradiated. The depth of the damaged region 110 is controlled by a voltage for accelerating the ions. The damaged region 110 is formed at a depth of 50 nm to 150 nm from a surface of the semiconductor substrate 109. Needless to say, provided that the semiconductor substrate 109 is irradiated with one species of ions (for example, hydrogen ions (H+)) accelerated by a predetermined voltage, the element as ions with which irradiation is performed is distributed in the semiconductor substrate 109 so that the distribution is closer to a normal distribution. The depth of the damaged region 110 is generally determined depending on a peak position of the distribution.
In addition to the case where the semiconductor substrate 109 and the substrate 100 are directly bonded together, a first insulating layer 111 may be interposed between the semiconductor substrate 109 and the substrate 100 as illustrated in
This heat treatment is also effective for increasing a bonding strength between the substrate 100 and the first semiconductor layer 101 at the same time. The bonding strength by a hydrogen bond is weak; however, hydroxy groups are removed and then a covalent bond is formed, whereby the bonding strength is increased.
Crystal defects are generated in the first semiconductor layer 101 by irradiation with ions and part of the first semiconductor layer 101 is made amorphous. Therefore, treatment for repairing the crystal defects is performed. The treatment may be performed by heat treatment at 600° C. to 1100° C.; alternatively, a method can be employed, in which irradiation with a laser beam is performed to repair the crystal defects and recrystallize an amorphous region.
The buffer layer 103 is preferably manufactured by a chemical vapor deposition method. As a chemical vapor deposition method, typically, a chemical vapor deposition method using glow discharge plasma is preferably used. According to a CVD method using glow discharge plasma, control of chemical reaction (control of reaction of gas phase radicals) which is impossible by a thermal chemical reaction can be realized, and therefore, the buffer layer 103 can be formed over the first semiconductor layer 101 even at a low temperature of 350° C. or lower. By generating radicals from a reaction gas by glow discharge plasma and forming the thin film, crystals are grown depending on the crystallinity of the first semiconductor layer 101 that is a base. Accordingly, the buffer layer 103 including the single crystal region and the amorphous crystal region can be formed.
The film formation temperature of the buffer layer 103 is lowered, which facilitates partly inclusion of the amorphous region while crystals are grown from the first semiconductor layer 101. The proportion of the amorphous region in the buffer layer 103 including the single crystal region and the amorphous region is preferably less than 10% approximately.
As the buffer layer 103, a silicon thin film typically haying a thickness of 10 nm to 50 nm, preferably is thickness of 20 nm to 30 nm is used. As an example of a method for forming a silicon thin film suitable for the buffer layer 103, the following can be employed: a method in which a silane gas is diluted 50 times to 200 times with hydrogen; a high-frequency electric power in the HF band (3 MHz to 30 MHz) to the VHF band (30 MHz to 300 MHz) is applied; and then a temperature is a room temperature to 300° C.
The buffer layer 103 can be formed by another method in which after a single crystal semiconductor thin film is grown over the first semiconductor layer 101, the single crystal semiconductor thin film is irradiated with ions of hydrogen or an inert gas, and treatment is performed on the single crystal semiconductor thin film so that part thereof is made amorphous. Instead of irradiation with ions, plasma treatment may be performed, Alternatively, the buffer layer 103 can be formed by a sputtering method, a molecule beam epitaxy method that is one of an evaporation method, or the like in addition to a plasma CVD method.
The semiconductor film in which both of the single crystal region 104 and the amorphous region 105 exist is preferably formed b a chemical vapor deposition method. A chemical vapor deposition method is a method in which a thin film is formed by supplying a source gas and utilizing a chemical reaction in a gas phase and chemical reaction at a deposited surface (a surface reaction); radicals generated by decomposition of the source gas in a gas phase reaches a growing surface and the thin film is grown through the surface reaction.
The formation method with a radical reaction at a surface enables formation of a thin film depending on the crystallinity of a base. In other words, in the presence of the buffer layer 103 that is a base which includes the single crystal region and the amorphous region, the single crystal region 104 and the amorphous region 105 can be grown at the same time in the second semiconductor layer 102.
A plasma CVD method may be employed as a chemical vapor deposition method; alternatively, a reduced-pressure CVD method can be employed. By a plasma CVD method, the second semiconductor layer 102 can be formed at a substrate temperature of 350° C. or lower. By any of the above methods, the single crystal region 104 can be grown depending on the single crystal region existing in the base. In addition, the amorphous region 105 can be grown when the amorphous region exists in the base.
Here, when the growth rate of the single crystal region 104 is compared with that of the amorphous region 105, the growth rate of the amorphous region 105 is higher than that of the single crystal region 104. It can be considered that since the amorphous region 105 has a random structure and has a growing surface on which a large number of dangling bonds are exposed as compared with the single crystal region 104, a rate of attachment of radicals is increased, and therefore, the growth rate is increased. Thus, as illustrated in
Note that the second semiconductor layer 102 is a semiconductor layer to which an impurity imparting a conductivity type is not added purposely. Alternatively, even when the second semiconductor layer 102 includes an impurity imparting a conductivity type purposely or unintentionally, the second semiconductor layer 102 includes the impurity at a lower concentration than those of the first semiconductor layer 101 and the third semiconductor layer 106.
In this manner, the first semiconductor layer 101, the second semiconductor layer 102, and the third semiconductor layer 106 are stacked, whereby a diode is formed.
As illustrated in
According to the photoelectric conversion device of this embodiment, a photoelectric conversion device which allows the best use of a synergistic effect of a single crystal semiconductor and an amorphous semiconductor can be obtained without increase of the manufacturing steps.
A method for manufacturing a photoelectric conversion device according to the present invention is described with reference to
Treatment in which a semiconductor substrate 109 is irradiated with ions to form a damaged region 110 is the same as that of
A barrier layer 113 which is formed using a suicide or a metal nitride is interposed between the first electrode 112 and the semiconductor substrate 109, which prevents the electrode material from being diffused to the semiconductor substrate 109 side. In addition, adhesion between the first electrode 112 and the semiconductor substrate 109 can be increased.
This heat treatment is also effective for increasing a bonding strength between the substrate 100 and the first insulating layer 111. The bonding strength of the bonding by a hydrogen bond is weak; however, a hydroxy group is removed and then a covalent bond is formed by this heat treatment, whereby the bonding strength is increased.
The first semiconductor layer 101 is irradiated with ions in order to form the damaged layer, whereby crystal defects are formed in the first semiconductor layer 101 and part of the first semiconductor layer 101 is made amorphous. Therefore, treatment for repairing the crystal defects and the part of the first semiconductor layer which is made amorphous is performed. This treatment may be performed at 600° C. to 1100° C., alternatively, a method can be employed in which irradiation with a laser beam is performed to repair the crystal defects and recrystallize the region which has been made amorphous.
According the above method, a photoelectric conversion device including the second semiconductor layer 102 which has a photoelectric conversion effect, a single crystal region 104, and an amorphous region 105 can be manufactured, in a similar manner to Embodiment 2. According to the photoelectric conversion device of this embodiment, a photoelectric conversion device in which a combination of a single crystal semiconductor and an amorphous semiconductor generates a synergistic effect can be obtained without increase of the manufacturing steps.
In this embodiment, an embodiment as an example of a stacked photoelectric conversion device is described. A stacked photoelectric conversion device includes, in its category, a photoelectric conversion device having a structure in which a plurality of photoelectric conversion units is stacked, for example, a tandem photoelectric conversion device.
The second semiconductor layer described in Embodiment 1 or 2 is a layer in which both of a crystal region and an amorphous region exist. The energy gap of the second semiconductor layer is broadened than that of a single crystal semiconductor because of including the amorphous region in addition to the single crystal region. This characteristic enables the photoelectric conversion cell described in Embodiment 1 or 2 to be used as a top cell located on the light incident side of a stacked photoelectric conversion device.
On the rear surface side of a semiconductor substrate 114 forming the bottom cell, a one-conductivity-type impurity region 117, a passivation layer 115, and a first electrode 116 in contact with the one-conductivity-type impurity region 117 are provided. In addition on a surface opposite to the surface over which the one-conductivity-type impurity region 117 is formed, an impurity region 118 having a conductivity type opposite to the one conductivity type is provided. In this manner, the one-conductivity-type impurity region 117 is provided over the one surface of the semiconductor substrate 114 and the impurity region 118 having a conductivity type opposite to the one conductivity type is provided over the other surface, thereby forming a photoelectric conversion unit.
As the first semiconductor layer 101, crystals of a single crystal semiconductor including an impurity imparting the one conductivity type are grown over the semiconductor substrate 114. The second semiconductor layer 102 formed thereover has the same structure as Embodiment 1 and is manufactured in a similar manner to Embodiment 2.
According to the photoelectric conversion device of this embodiment, when the second semiconductor layer 102 including a single crystal region 104 and an amorphous region 105 is provided in the top cell, a region in which photocarriers are generated and a region through which photocarriers are transported can be separated; therefore, reduction in the photocurrent of the top cell due to photodegradation and reduction in conversion efficiency caused by losing balance between the top cell and the bottom cell can be prevented.
In this example, an example of a method for manufacturing a semiconductor liner including a single crystal region and an amorphous region is described. In order to manufacture samples, n-type single crystal silicon wafers having resistivity of 3 Ωcm to 7 Ωcm which had been subjected to mirror polishing were used. As the single crystal semiconductor wafers, three kinds of single crystal silicon wafers which had plane directions of (100), (110), and (111) were used.
A second semiconductor layer was formed over a surface of each of the single crystal silicon wafers under conditions described in Table 1 by a plasma CVD method. In Table 1, conditions (1) are conditions for forming a buffer layer and conditions (2) conditions for forming a semiconductor layer themed over the buffer layer. The conditions (1) and the conditions (2) mainly differ in the dilution ratio of a hydrogen gas with respect to a silane gas and the power frequency for generating plasma. That is, in the conditions (1), the dilution ratio of a hydrogen gas with respect to a silane gas is a high ratio of 100:1 and the power frequency is 60 MHz in the VHF band; in the conditions (2), the dilution ratio of a hydrogen gas with respect to a silane gas is 6:1 and the power frequency is 27 MHz in the HF band. The conditions (1) refers to conductions under which a single crystal region is easily formed over a single crystal silicon wafer; the conditions (2) refers to conditions under which both of a single crystal region and an amorphous region can be formed.
In
In this manner, the results of this example show that the semiconductor layer including the single crystal region and the amorphous region can be formed over the buffer layer formed over the single crystal silicon. It is ensured that the amorphous region is grown so as to have a conical and the proportion thereof in the semiconductor layer is increased in accordance with increase of the thickness of the semiconductor layer. In addition, in this example, it is shown that the single crystal silicon wafer having a (100) plane (equivalent to {100} plane) is used, whereby the semiconductor layer including the single crystal region and the amorphous region can be formed.
In this example, an example is described, in which a single crystal silicon layer is formed over a glass substrate and a semiconductor layer including a single crystal region and an amorphous region is formed thereover.
An n-type single crystal silicon water which had a (100) plane and resistivity of 3 Ωcm to 7 Ωcm and which had been subjected to mirror polishing was used. The single crystal silicon wafer was thermally oxidized by heating at 950° C. in an oxygen atmosphere including HCl at 3% and an oxide film with a thickness of 500 nm was formed thereover.
The single crystal silicon wafer over which the oxide film was formed was irradiated with hydrogen ions, so that a damaged layer was formed in the single crystal silicon wafer. The irradiation with hydrogen ions was performed at an accelerating voltage of 25 kV and dosage of 1.8×1016 ions/cm.
Alter that, a silicon nitride oxide film was formed by a plasma CVD method so as to have a thickness of 50 nm over the single crystal silicon wafer over which the oxide film was formed. The silicon nitride oxide film W as formed under the following conditions: SiH4, N2O, NH3, and H2 were supplied to a reaction chamber of a plasma CVD apparatus at a predetermined flow rate; the pressure is 160 Pa and the substrate temperature is 300° C.
A surface over which the silicon nitride oxide film was formed was disposed to be in contact with the glass substrate and bonded thereto. Then, heat treatment is performed at 200° C. for 2 hours and 600° C. for 2 hours. Then the single crystal silicon wafer was removed and a single crystal silicon layer with a thickness of 50 nm wits left over the glass substrate.
In a state where the single crystal silicon layer was provided over the glass substrate, a buffer layer and a semiconductor layer were formed in conditions shown in Table 1. The semiconductor layer was formed to a thickness of 980 nm approximately.
In
In the electron micrograph of
In this manner, the results of this example show that the semiconductor layer including the single crystal region and the amorphous region can be formed also by bonding the single crystal silicon layer to the glass substrate and forming the buffer layer thereover. In addition, the results of this example show that the single crystal region is embedded in the amorphous region as the thickness of the semiconductor layer is increased.
This application is based on Japanese Patent Application serial no. 2008-243695 filed with Japan Patent Office on Sep. 24,2008, the entire contents of which are hereby incorporated by reference.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2008-243695 | Sep 2008 | JP | national |
This application is a divisional of U.S. application Ser. No. 12/564,991, filed Sep. 23, 2009, now allowed, which claims the benefit of a foreign priority application tiled in Japan as Serial No. 2008-243695 on Sep. 24, 2008, both of which are incorporated by reference.
| Number | Date | Country | |
|---|---|---|---|
| Parent | 12564991 | Sep 2009 | US |
| Child | 14514552 | US |
