One or more aspects of embodiments according to the present invention relate to a buried interposer (BIT), and more particularly to a buried interposer for coupling light between a first optical component and a second optical component of a different size.
A Buried Interposer (BIT) is a known way of coupling light in-between two optical components of different sizes and therefore supporting different optical modes. A typical BIT is shown in
Fabrication capabilities limit the performance of a BIT. These capabilities could include one or more of: minimum linewidth in the lower taper layer, quality of material growth, etching quality, and alignment between the upper taper layer and the lower taper layer. Such fabrication issues may result in devices with a high insertion loss (IL) and a high polarization-dependent loss (PDL). The undesirable effects caused by limitations of the fabrication process cannot be sufficiently mitigated through optimization of the bi-layer taper.
According to a first aspect of embodiments of the present invention there is provided, a photonic buried interposer for converting light between a first optical mode of a first optical component and a second optical mode of a second optical component, the second optical component being larger than the first optical component;
In this way, the buried interposer has two stages: a first stage containing only an upper tapered waveguide in a top device layer; and a second stage containing both the upper tapered waveguide in the top device layer and a lower tapered waveguide in a bottom device layer. At the first stage, lateral mode conversion occurs. At the second stage, where an upper taper and lower taper are present, both vertical mode transition and lateral mode conversion occurs. Taking the example of light traveling from the larger optical component into the smaller optical component, during the “second stage” where the upper and lower tapers are present, the optical mode can be reduced in size both laterally and vertically until the light reached the intermediate location. At this point, the upper layer can continue to effect lateral mode conversion, even after the lower taper has reached its minimum width. Advantageously, the invention provides an interposer which is considerably easier to fabricate without adversely affecting performance since it is possible to relax the tip width whilst maintaining good optical properties (i.e. low losses).
It should be considered that the bi-layer taper has a longitudinal direction, extending from the first end to the second end. The width of both the upper taper and the lower taper will increase with proximity to the input/output for the (larger) second optical component. The depth of the second optical component is greater than the depth of the (smaller) first optical component.
The buried interposer may have any one of or, to the extent that they are compatible, any combination of the following optional features.
Optionally, the upper tapered waveguide is a rib waveguide.
Optionally, the upper tapered waveguide has a linear taper between the first optical component and the intermediate location.
Optionally, the upper tapered waveguide and/or the lower tapered waveguide has a nonlinear taper between the intermediate location and the second optical component.
Optionally, the first optical component is an integrated waveguide.
Optionally, the first optical component is a 3 μm rib waveguide.
Optionally, the second optical component is an optical fiber. In such embodiments, the fiber is larger than the integrated waveguide in both a lateral direction (i.e. the width of the fiber or waveguide) and the vertical direction (i.e. the depth of the fiber or the integrated waveguide).
In some embodiments, the optical fiber is a single mode fiber, optionally an SMF28 fiber.
Optionally, the upper tapered waveguide is formed of silicon. In some embodiments, the upper tapered waveguide may be at least partially formed from epitaxially grown silicon. For example, it may comprise an epitaxially grown silicon region and a native or crystalline silicon region. The region of the upper tapered waveguide above the lower tapered waveguide may be formed from epitaxially grown silicon, and the remaining region of the upper tapered waveguide may be formed from native silicon. The upper tapered waveguide may be formed from something other than silicon (e.g. silicon nitride) or a III-V semiconductor material.
Optionally, the lower tapered waveguide is formed of silicon. In some embodiments, the lower tapered waveguide is formed from native silicon. The lower tapered waveguide may be formed from something other than silicon (e.g. silicon nitride) or a III-V semiconductor material. The upper tapered waveguide may be formed of a different material to the material from which the lower tapered waveguide is formed.
Optionally, the minimum width of the lower taper is more than 1 μm. In this way, the minimum tip width is significantly relaxed relative to the single stage bi-layer taper of the prior art.
Optionally, the intermediate location, the width of the lower tapered waveguide is between ⅙th and ⅓rd of the width of the upper tapered waveguide at the intermediate location. In this way, at the intermediate location, where the transition between the first stage and second stages occurs, the width of the upper layer is optimized so that optical field is maximally pushed upwards to give optical insertion loss and polarization-dependent loss.
Optionally, at the second end, the width of the lower tapered waveguide is equal to the width of the upper tapered waveguide.
Optionally, the shape parameter, a of the tapered waveguide has a value of no less than 0.3 and no more than 0.4. The width of the lower taper at the intermediate location may be at least 0.5 um and no more than 2 um, or may be at least 0.75 um and no more than 1.75 um, or may be at least 1 um and no more than 1.4 um. The width of the upper taper at the intermediate location may be at least 5 um and no more than 7 um, or at least 5.5 um and no more than 6.5 um. The width of the upper taper and lower taper at the second end may be at least 10 um and no more than 16 um, or at least 12 um and no more than 14 um. The length from the first end to the second end may be at least 3 mm and no more than 4 mm, at least 3.25 mm and no more than 3.75 mm, or at least 3.3 mm and no more than 3.7 mm. A length from the intermediate location to the second end may be at least 3 mm and no more than 4 mm, at least 3.25 mm and no more than 3.55 mm, or at least 3.3 mm and no more than 3.5 mm. A length between the first end and the intermediate location may be at least 0.2 mm.
According to a second aspect of the present invention there is provided a method of fabricating a photonic buried interposer for converting light between a first optical mode of a first optical component and a second optical mode of a second optical component, the second optical component being larger than the first optical component; the method comprising:
Each of the optional features set out above in relation to the first aspect may apply equally to the second aspect.
These and other features and advantages of the present invention will be appreciated and understood with reference to the specification, claims, and appended drawings wherein:
The detailed description set forth below in connection with the appended drawings is intended as a description of exemplary embodiments of a photonic buried interposer provided in accordance with the present invention and is not intended to represent the only forms in which the present invention may be constructed or utilized. The description sets forth the features of the present invention in connection with the illustrated embodiments. It is to be understood, however, that the same or equivalent functions and structures may be accomplished by different embodiments that are also intended to be encompassed within the spirit and scope of the invention. As denoted elsewhere herein, like element numbers are intended to indicate like elements or features.
A first embodiment of a photonic buried interposer is shown in
The upper tapered waveguide 21 extends from a first end S0 of the interposer which is configured to couple to a first optical component to a second end S2 of the interposer which is configured to couple to a second optical component, the second optical component having a larger width as compared to the first optical component. Unlike prior art designs such as that shown in
At the second end S2 of the interposer, the width of the upper taper 21 is the same as or substantially the same as the width of the lower taper 21.
The depth of the upper taper may be 3 μm. This is typically formed from the silicon layer of an SOI substrate, or may be epitaxially grown. Advantageously, this can couple to a 3 μm SOI waveguide 11 such as a rib waveguide, which may form the first optical component. The depth of the bottom taper at the second end (for coupling to the larger optical component) may be up to 10 μm. In the embodiment shown here, the lower taper is also formed from silicon. The second optical component may take the form of an optical fiber.
A further embodiment of a buried interposer is now described in relation to
Examples of taper widths are described below with reference to
The effect of the length L01 of the single layer portion of the interposer can be understood with reference to
Although exemplary embodiments of a photonic buried interposer have been specifically described and illustrated herein, many modifications and variations will be apparent to those skilled in the art. Accordingly, it is to be understood that a photonic buried interposer constructed according to principles of this invention may be embodied other than as specifically described herein. The invention is also defined in the following claims, and equivalents thereof.
This application is a U.S. National Stage Patent Application of International Application Number PCT/IB2020/000244, filed Mar. 31, 2020, which claims benefit of U.S. Provisional Patent Application No. 62/827,660, filed Apr. 1, 2019, the entire content of each of which is incorporated herein by reference.
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/IB2020/000244 | 3/31/2020 | WO |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2020/201829 | 10/8/2020 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
6108478 | Harpin et al. | Aug 2000 | A |
10007060 | Qian et al. | Jun 2018 | B1 |
20020131747 | Roberts | Sep 2002 | A1 |
20100166361 | Liu | Jul 2010 | A1 |
20150346429 | Lambert et al. | Dec 2015 | A1 |
20150346430 | Li | Dec 2015 | A1 |
Number | Date | Country |
---|---|---|
1246928 | Mar 2000 | CN |
1589415 | Mar 2005 | CN |
101055338 | Oct 2007 | CN |
102159975 | Aug 2011 | CN |
108132499 | Jun 2018 | CN |
109358395 | Feb 2019 | CN |
WO 02095453 | Nov 2002 | WO |
Entry |
---|
U.K. Intellectual Property Office Examination Report, dated Mar. 4, 2022, for Patent Application No. GB2105765.8, 2 pages. |
International Search Report and Written Opinion of the International Searching Authority, dated Jul. 22, 2020, corresponding to PCT/IB2020/000244, 13 pages. |
Mitomi, Osamu et al., “Design of a Single-Mode Tapered Waveguide for Low-Loss Chip-to Fiber Coupling”, IEEE Journal of Quantum Electronics, Aug. 1994, pp. 1787-1793, vol. 30, No. 8, IEEE. |
Chinese Notification of the First Office Action, for Patent Application No. 202080006247.8, dated Aug. 26, 2023, 8 pages. |
Partial English translation of the Chinese Notification of the First Office Action, for Patent Application No. 202080006247.8, dated Aug. 26, 2023, 12 pages. |
Chinese Notification of the Second Office Action, for Patent Application No. 202080006247.8, mailed Jan. 27, 2024, 7 pages. |
Partial English translation of the Chinese Notification of the Second Office Action, for Patent Application No. 202080006247.8, mailed Jan. 27, 2024, 10 pages. |
Chinese Notification of the Decision on Rejection, for Patent Application No. 202080006247.8, mailed Apr. 11, 2024, 6 pages. |
Number | Date | Country | |
---|---|---|---|
20220011509 A1 | Jan 2022 | US |
Number | Date | Country | |
---|---|---|---|
62827660 | Apr 2019 | US |