Sun et al. ("Efficient and effective placement for very large circuits", IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 3, pp. 349-359, Mar. 1995). |
Byrne, R. Et al. ("Distributed system for VLSI layout compaction", IEE Proceedings--Computers and Digital Techniques, vol. 141, No. 1, Jan. 1994, pp. 49-56). |
Chalasani, R. P. Et al. ("Parallel computing for network optimization: a cluster-based approach for the dual transshipment problem", IEEE Comput. Soc. Press, Proceedings of the Seventh IEEE Symposium on Parallel and Distributed Processing, Oct. 25, 1995. |
Mohanadi, A.H.A. ("Concurrent placement algorithm and floor planning based on Occam and the trsputer technology", IEEE, Proceedings of the 1994 IEEE Southeastcon '94: Creative Technology Transfer- A Global Affairs, Apr. 10, 1994, pp. 123-127). |
Pao, D.C.W.. ("Parallel implementation of simulated annealing using transaction processing: a preliminary study", IEEE, Proceedings of the 1994 IEEE Region 10's Ninth Annual International Conference, vol. 1, Aug. 22, 1994, pp. 72-76). |
Klanhans et al., "Gordian: VLSI Placement by Quadric Programming and Slicing Optimization", IEEE Trans. on CAD, pp. 356-365, 1991. |
Sun et al., "A Loosely Coupled Parallel Algorithm for Standard Cell Placement", Proceedings of IEEE/ACM IC-CAD Conference, pp. 137-144, 1994. |
Sechan et al., "An Improved Simulated Annealing Algorithm for Row-Based Placement", Proceedings of the IEEE Conference on CAD, pp. 478-481, 1987. |
Fiduccia et al., "A Linear Time Heuristics for Improving Network Partitions", Proc. of the 19th DAC, pp. 175-181, 1992. |