The present invention relates to a driving method and a driving circuit of a piezoelectric transformer which transforms AC voltage by utilizing a resonance phenomenon of a piezoelectric vibrator.
A piezoelectric transformer (solid former) is configured to input low voltage and output high voltage by utilizing a resonance phenomenon of a piezoelectric vibrator (see, for example, Patent Document 1). A characteristic of a piezoelectric transformer is that the energy density of a piezoelectric vibrator is higher comparing with an electromagnetic type. Therefore, the size can be reduced, whereby piezoelectric transformers are used for cold-cathode tube lighting, liquid crystal backlight lighting, a small AC adapter, a small high-voltage power source, and the like.
A piezoelectric transformer 10 includes primary electrodes 12 and 13 and a secondary electrode 14 on a piezoelectric vibrator 11, and the primary side is polarized in a thickness direction (arrow 15) and the secondary side is polarized in a length direction (arrow 16). The primary electrodes 12 and 13 are opposite each other sandwiching the piezoelectric vibrator 11. The piezoelectric vibrator 11 is in a plate shape (rectangular parallelepiped shape) having the length L, the width W and the thickness t. In the length direction of the piezoelectric vibrator 11, the primary electrodes 12 and 13 are provided from one end to L/2 in a width direction, and the secondary electrode 14 is provided in a thickness direction on the other end. When the voltage of a natural resonance frequency fr determined by the length dimension is inputted into the primary side of the piezoelectric transformer, intense mechanical vibration is caused in the piezoelectric transformer due to the inverse piezoelectric effect of the piezoelectric transformer, and with the piezoelectric effect thereof, an intense voltage Vo appropriate to the vibration is outputted to the secondary side.
The distribution of displacement and stress at the time of driving the piezoelectric transformer 10 is shown in FIG. 8[2]. Parts holding the piezoelectric vibrator 11 are nodes located at positions which are ¼ of the length from both ends in the case of λ mode. An equivalent circuit in the vicinity of the resonance frequency fr of the piezoelectric transformer 10 can be written as shown in FIG. 8[3].
[Patent Document 1]
Japanese Patent Application Laid-open No. 8-32134
A driving circuit 90 basically consists of a rectangle wave oscillator 91 and a lowpass filter 92. The lowpass filter 92 removes harmonic components included in the rectangle wave voltage outputted from the rectangle wave oscillator 91 to thereby apply a waveform close to a sine wave to the piezoelectric transformer 10.
Fourier series of a rectangle wave (or may be called a square wave) shown in FIG. 9[2] is given by the following formula [2].
(4Vp/π) [sin ωt+(⅓)sin 3ωt+(⅕)sin 5ωt+ . . . +{1/(2n+1)}sin(2n+1)ωt+ . . . ] [2]
As obvious from the formula [2], harmonic waves other than the fundamental wave included in the rectangle wave are removed, so the cutoff frequency of the lowpass filter 92 is generally set to the third harmonic wave. Since such a low cutoff frequency is required to be set, the inductance of the lowpass filter 92 must be large. However, there is a problem that an inductor having a large inductance is large in its dimensions, heavy and expensive.
Further, from the formula [2], the fundamental wave is shown as (4Vp/π)sin ωt. Therefore, in order to change the amplitude of the fundamental wave, a DC-DC converter for causing the voltage Vp to be variable is needed, which makes the configuration complicated.
In view of the above, an object of the present invention is to provide a driving method and a driving circuit of a piezoelectric transformer, capable of reducing the inductance of a lowpass filter and also changing the amplitude of the fundamental wave without using a DC-DC converter.
A driving method of a piezoelectric transformer according to the present invention is to apply the voltage of a discontinuous rectangle wave to primary electrodes of the piezoelectric transformer. A driving circuit of a piezoelectric transformer according to the present invention is one having a discontinuous rectangle wave oscillator which outputs the voltage of a discontinuous rectangle wave which is applied to primary electrodes of the piezoelectric transformer.
A discontinuous rectangle wave used herein has the following characteristics [1] to [3]. [1] It consists of a potential V0, a potential VH which is higher than the potential V0, and a potential VL which is lower than the potential V0. [2] Assuming one cycle is T, the discontinuous rectangle wave has a such configuration that a potential from a time 0 to a time ø is the potential V0, from the time ø to a time (T/6−ø) is the potential VH, from the time (T/6−ø) to a time (T/3+ø) is the potential V0, from the time (T/3+ø) to a time (T/2−ø) is the potential VL, from the time (T/2−ø) to a time (T/2+ø) is the potential V0, from the time (T/2+ø) to a time (2T/3−ø) is the potential VL, from the time (2T/3−ø) to a time (5T/6+ø) is the potential V0, from the time (5T/6+ø) to a time (T−ø) is the potential VH, and from the time (T−ø) to a time T is the potential V0. [3] The phase difference ø is 0≦ø≦T/12.
It is preferable that a discontinuous rectangle wave used herein has the following characteristics [1] to [3]. [1] It consists of a potential 0, a potential +1 which is higher by a certain voltage than the potential 0, and a potential −1 which is lower by a certain voltage than the voltage 0. [2] Assuming one cycle is T, the discontinuous rectangle wave has a such configuration that a potential from a time 0 to a time ø is the potential 0, from the time ø to a time (T/6−ø) is the potential +1, from the time (T/6−ø) to a time (T/3+ø) is the potential 0, from the time (T/3+ø) to a time (T/2−ø) is the potential −1, from the time (T/2−ø) to a time (T/2+ø) is the potential 0, from the time (T/2+ø) to a time (2T/3−ø) is the potential −1, from the time (2T/3−ø) to a time (5T/6+ø) is the potential 0, from the time (5T/6+ø) to a time (T−ø) is the potential +1, and from the time (T−ø) to a time T is the potential 0. [3] The phase difference ø is 0≦ø≦T/12.
As obvious from the formula [2], assuming the coefficient of the fundamental wave is 1, a rectangle wave (conventional art) consists of the fundamental wave+(⅓)third harmonic wave+(⅕)fifth harmonic wave+ . . . . That is, in a rectangle wave, the third harmonic wave occupies the most among the harmonic waves. Thereby, a lowpass filter in which the third harmonic wave is the cutoff frequency is required.
On the other hand, a discontinuous rectangle wave (present invention) does not include the third harmonic wave as described later, so the inductance of the lowpass filter can be small. For example, the inductance of the lowpass filter in which the fifth harmonic wave is the cutoff frequency is sufficient. Further, as described later, the amplitude of the fundamental wave can be changed by varying the phase difference ø, whereby a DC-DC converter is not required. Note that assuming the coefficient of the fundamental wave is 1, a discontinuous rectangle wave when ø is 0 is so configured as the fundamental wave+(−⅕)fifth harmonic wave+( 1/7)seventh harmonic wave+ . . . .
Hereinafter, as for a driving method and a driving circuit of a piezoelectric transformer according to the present invention, embodiments thereof will be explained with reference to the drawings. Since the driving method according to the present invention is used for the driving circuit according to the present invention, it will be explained together with the explanation about an embodiment of the driving circuit according to the present invention.
As shown in FIG. 1[1], a driving circuit 20 of the present embodiment consists of a discontinuous rectangle wave oscillator 21 and a lowpass filter 22. The lowpass filter 22 is provided between the rectangle wave oscillator 21 and the piezoelectric transformer 10. The lowpass filter 22 removes harmonic components included in the discontinuous rectangle wave voltage outputted from the discontinuous rectangle wave oscillator 21 to thereby apply a waveform close to a sine wave to the piezoelectric transformer 10. Note that the discontinuous rectangle wave oscillator 21 includes an oscillating unit (
The driving method of a piezoelectric transformer according to the present invention is characterized in that, as the basic configuration, in a pulse generating step, the driving pulse of the fundamental wave is generated by alternating the polarities of rectangle pulses 100a, 100b, 101d and 101e, in a double-humped shape, forming a unit, and then in a voltage applying step, a voltage based on the driving pulse of the fundamental wave generated in the pulse generating step is applied to primary electrodes of the piezoelectric transformer 10. Note that the driving pulse in which the amplitude is changed may be generated by varying the phase difference (ø) with respect to the fundamental wave. Further, frequency components not less than the fifth harmonic wave, included in the driving pulse, may be filtered.
A driving circuit of a piezoelectric transformer for carrying out the driving method of a piezoelectric transformer according to the present invention includes an oscillating unit (
As shown in FIG. 1[2], the oscillating unit (
Based on FIG. 1[2], the rectangle pulses 100a and 100b, and 100d and 100e, in a double-humped shape, constituting the driving pulse of the fundamental wave will be explained. The rectangle pulses 100a, 100b, 100d and 100e are double-humped shaped, and the rectangle pulses 100a and 100b and the rectangle pulses 100d and 100e are different in their polarities. That is, the polarity of the rectangle pulses 100a and 100b show positive, and the rectangle pulses 100d and 100e show negative. The rectangle pulses 10a and 10b, in a double-humped shape, have a voltage value of +Vp, and the voltage value of a rectangle pulse 100c between the rectangle pulses 100a and 100b, in a double-humped shape, is 0. On the other hand, the rectangle pulses 100d and 100e, in a double-humped shape, have the voltage value of −Vp, and the voltage value of a rectangle pulse 100f between the rectangle pulses 100d and 100e, in a double-humped shape, is 0.
The driving unit (
Further, the driving pulse as a discontinuous rectangle wave will be explained in detail. As shown in FIG. 1[2], a discontinuous rectangle wave (driving pulse) used here has the characteristics shown in [1] to [3] below. [1]. It consists of potentials Vp, 0, −Vp. [2]. Assuming one cycle is T, it has such a configuration that the potential from a time 0 to a time ø is a potential 0, from the time ø to a time (T/6−ø) is a potential Vp, from the time (T/6−ø) to a time (T/3+ø) is a potential 0, from the time (T/3+ø) to a time (T/2−ø) is a potential −Vp, from the time (T/2−ø) to a time (T/2+ø) is a potential 0, from the time (T/2+ø) to a time (2T/3−ø) is a potential −Vp, from the time (2T/3−ø) to a time (5T/6+ø) is a potential 0, from the time (5T/6+ø) to a time (T−ø) is a potential Vp, and from the time (T−ø) to a time T is a potential 0. [3]. ø is 0<ø<T/12. As described above, the driving circuit 20 uses the driving method according to the present invention.
Next, the discontinuous rectangle wave shown in FIG. 1[2] is expressed in a function y(t) of the time (t), and is developed into the Fourier series. If ω=2π/T, y(t) is shown as follows:
y(t)=b0+Σn=1∞bn cos nωt+Σn=1∞ansinnωt (1)
Here, as shown in FIG. 1[2], since y(t+T/2)=−y(t) is established, y(t) is a symmetrical wave. Therefore, b0 is 0, and n is an odd number only, and integration may be from 0 to T/2. Further, since y(t)=−y(t) is established, y(t) is an even function, whereby the term of sin does not exist in the equation (1). That is, an is 0.
Therefore, y(t) can be shown as follows:
y(t)=Σn=1∞bncosnωt (2)
Next, the coefficient bn in the equation (2) is calculated.
From the equation (3), b1, b3, b5, . . . are derived as follows.
∵sin(π−ø)=sinø,
By assigning the equations (3) through (6) to the equation (2), the following equation is established:
As obvious from the equation (7), the harmonic components of y(t) always consist of the fifth harmonic wave or more, which do not include the third harmonic wave, irrespective of the value of ø. Accordingly, the cutoff frequency of the lowpass filter 22 is sufficient to be set to the fifth harmonic wave. In this way, since a relatively high cutoff frequency can be set, the inductance of the lowpass filter 22 may be small. Therefore, as an inductor, one which is small, light and inexpensive may be used. Depending on the case, the lowpass filter 22 itself may be omitted. In such a case, the driving circuit 20 consists solely of the discontinuous rectangle wave oscillator 21, that is, it includes an oscillating unit (
Further, as obvious from the equation (4), the coefficient b1 (that is, amplitude) of the fundamental wave can be changed by varying the phase difference ø. Therefore, a DC-DC converter for making the voltage Vp variable becomes unnecessary. The relationship between the phase difference ø and the coefficient b1 can be shown as follows, from the equation (4):
The relationship of the equation (8) is shown in
b1′=(12√3Vp/π2)(π/6−ø) (9)
is indicated for comparison.
Further, in the case of ø=0, from the equation (7), y(t) is given by the following equation:
At this time, the coefficient b1 of the fundamental wave becomes the maximum value 2√3Vp/π. Relating to the discontinuous rectangle wave shown by the equation [1] and the rectangle wave shown by the aforementioned formula [2], harmonic components are shown in
The oscillating unit 30 includes a triangle wave generating circuit 31, a variable resistor 32, an inverting amplifier 33, comparators 34a and 34b, inverters 35a and 35b, ring counters 361 to 364, differentiating circuits 371a to 374b, OR gates 381 to 384, and RSS-FFs (flip-flop) 39a and 39b. The oscillating unit 30 outputs discontinuous rectangle wave generation signals V+ and V−.
The triangle wave generating circuit 31 is composed of a rectangle wave oscillator and an integrating circuit for example, and outputs a triangle wave voltage Vt1 to the inverting amplifier 33 and to a positive input terminal of the comparator 34a. The variable resistor 32 is, for example, a so-called “volume”. In the case of volume, a knob is turned manually, whereby an arbitral resistance value is set. Then, a voltage corresponding to the resistance value is outputted to negative input terminals of the comparators 34a and 34b as a reference voltage Vr. The inverting amplifier 33 is composed of an operational amplifier 331 and resistors 332 and 333, and inverts the triangle wave voltage Vt1 and outputs it as a triangle wave voltage Vt2 to a positive input terminal of the comparator 34b.
The comparator 34a compares the reference voltage Vr with the triangle wave voltage Vt1, and outputs an H level signal when Vr≦Vt1, and outputs an L level signal when Vr>Vt1. The comparator 34b compares the reference voltage Vr with the triangle wave voltage Vt2, and outputs an H level signal when Vr≦Vt2, and outputs an L level signal when Vr>Vt2. An output signal of the comparator 34a serves as a clock pulse CP1 directly, and also becomes a clock pulse CP2 by being inverted by the inverter 35a. Similarly, an output signal from the comparator 34b serves as a clock pulse CP3 directly, and also becomes a clock pulse CP4 by being inverted by the inverter 35b.
The ring counter 361 includes an input terminal CLK1 to which the clock pulse CP1 is inputted, and three output terminals Q11 to Q13 from which H level signals are outputted sequentially each time the clock pulse CP1 is inputted. The configuration of the ring counters 362 to 364 is similar to the ring counter 361. Further, the ring counters 361 to 364 are provided with reset terminals (not shown) for obtaining synchronization (or setting an initial value). The differentiating circuits 371a to 374b are composed of capacitors and resistors for example, and convert output signals of the ring counters 361 to 364 to trigger signals of shorter pulse width, and output them to the OR gates 381 to 384.
The input terminals of the OR gate 381 are connected with an output terminal Q11 of the ring counter 361 and an output terminal Q31 of the ring counter 363. The input terminals of the OR gate 382 are connected with an output terminal Q21 of the ring counter 362 and an output terminal Q41 of the ring counter 364. The input terminals of the OR gate 383 are connected with an output terminal Q13 of the ring counter 361 and an output terminal Q32 of the ring counter 363. The input terminals of the OR gate 384 are connected with an output terminal Q23 of the ring counter 362 and an output terminal Q42 of the ring counter 364.
The RSS-FF 39a includes an input terminal Sa for setting connected with the output terminal of the OR gate 381, an input terminal Ra for resetting connected with the output terminal of the OR gate 382, and an output terminal Qa for outputting discontinuous rectangle wave generation signals V+. The RSS-FF 39b includes an input terminal Sb for setting connected with the output terminal of the OR gate 383, an input terminal Rb for resetting connected with the output terminal of the OR gate 384, and an output terminal Qb for outputting discontinuous rectangle wave generation signals V−. Note that in a general RS-FF, it is prohibited that both of a set input S and a reset input R become “1”. On the other hand, in the RSS-FF, when both of a set input S and a reset input R become “1”, the set input S is given priority, and “1” is outputted.
The variable resistor 32 is applied with a power supply voltage VDD, and the reference voltage Vr is set to change from VDD/2 to VDD. On the other hand, the triangle wave voltage Vt1 is set to repeat from the minimum value 0 to the maximum value VDD cyclically, with T/3 being set as one cycle. Therefore, corresponding to the reference voltage Vr being changed from VDD/2 to VDD, the pulse width of the clock pulses CP1 to CP4 changes from T/6 to 0. That is, the phase difference ø varies from T/12 to 0.
The ring counters 361 to 364 and RSS-FFs 39a and 39b perform positive edge operation. First, in the ring counter 361, when the clock pulse CP1 is inputted continuously from the input terminal CLK1, H level signals are outputted sequentially from the output terminals Q11 to Q13. In the ring counter 362, when the clock pulse CP2 is inputted continuously from the input terminal CLK2, H level signals are outputted sequentially from the output terminals Q21 to Q23. In the ring counter 363, when the clock pulse CP3 is inputted continuously from the input terminal CLK3, H level signals are outputted sequentially from the output terminals Q31 to Q33. In the ring counter 364, when the clock pulse CP4 is inputted continuously from the input terminal CLK4, H level signals are outputted sequentially from the output terminals Q41 to Q43.
The RSS-FF 39a outputs discontinuous rectangle wave generation signals V+ of the H level during a period from the time that an H level signal is outputted from the output terminal Q11 to the time that an H level signal is outputted from the output terminal Q21, and during a period from the time that an H level signal is outputted from the output terminal Q31 to the time that an H level signal is outputted from the output terminal Q41. The RSS-FF 39b outputs discontinuous rectangle wave generation signals V− of the H level during a period from the time that an H level signal is outputted from the output terminal Q32 to the time that an H level signal is outputted from the output terminal Q42, and during a period from the time that an H level signal is outputted from the output terminal Q13 to the time that an H level signal is outputted from the output terminal Q23.
Note that when the phase difference ø=0, in the RSS-FF 39a, H level signals are inputted simultaneously into the input terminal Sa for setting and the input terminal Ra for resetting. At this time, the RSS-FF39a gives priority to the H level signal of the input terminal Sa for setting to thereby output discontinuous rectangle wave generation signals V+ of the H level. Thereby, adjacent two discontinuous rectangle wave generation signals V+ of the H level becomes one without being interrupted. The operation of the RSS-FF 39b is similar to this one.
A driving unit 40 of the present invention consists of a so-called H-type bridge circuit including transistors 41 and 42 of P-channel power MOS and transistor 43 and 44 of N-channel power MOS. Based on discontinuous rectangle wave generation signals V+ and V−, the discontinuous rectangle wave voltage Vs is applied to the first electrodes 12 and 13 of the piezoelectric transformer 10. The lowpass filter 22 consisting of the inductor 23 is interposed between the driving unit 40 and the piezoelectric transformer 10. To the output side of the piezoelectric transformer 10, a load 50 is connected.
Gates of the transistors 41 and 43 are applied with discontinuous rectangle wave generation signals V+, and gates of the transistors 42 and 44 are applied with discontinuous rectangle wave generation signals V−. Therefore, when the discontinuous rectangle wave generation signals V+ are in the H level, the transistor 41 becomes off and the transistor 43 becomes on. In contrast, when the discontinuous rectangle wave generation signals V+ are in the L level, the transistor 41 becomes on and the transistor 43 becomes off. Similarly, when the discontinuous rectangle wave generation signals V− are in the H level, the transistor 42 becomes off and the transistor 44 becomes on. In contrast, when the discontinuous rectangle wave generation signals V− are in the L level, the transistor 42 becomes on and the transistor 44 becomes off.
Therefore, when both discontinuous rectangle wave generation signals V+ and V− are in the L level, both transistors 43 and 44 become off, whereby the voltage applied to the primary electrodes 12 and 13 is 0. When the discontinuous rectangle wave generation signals V+ are in the H level and the discontinuous rectangle wave generation signals V− are in the L level, the transistors 42 and 43 become on and the transistors 41 and 44 become off, whereby the voltage applied to the primary electrodes 12 and 13 is Vp. In contrast, when the discontinuous rectangle wave generation signals V+ are in the L level and the discontinuous rectangle wave generation signals V− are in the H level, the transistors 42 and 43 become off and the transistors 41 and 44 become on, whereby the voltage applied to the primary electrodes 12 and 13 is −Vp. Therefore, the voltage applied to the primary electrodes 12 and 13 based on the discontinuous rectangle wave generation signals V+ and V− becomes a discontinuous rectangle wave voltage Vs as shown in
Needless to say, the present invention is not limited to the above-described embodiment. For example, an oscillating unit and a driving unit may have other circuit configurations.
According to the driving method and the driving circuit of a piezoelectric transformer of the present invention, by applying specific discontinuous rectangle wave voltage to primary electrodes of the piezoelectric transformer, it is possible to eliminate the third harmonic wave outputted to the piezoelectric transformer. Thereby, reduction in size, reduction in weight, and reduction in price of the lowpass filter, or omission thereof can be achieved. Further, the amplitude of the fundamental wave can be varied by changing the phase difference ø of the discontinuous rectangle wave, whereby a DC-DC converter is not required. In other words, the inductance of a lowpass filter can be reduced, and also the amplitude of the fundamental wave can be changed without using a DC-DC converter.
Number | Date | Country | Kind |
---|---|---|---|
2003-153283 | May 2003 | JP | national |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/JP2004/007730 | 5/28/2004 | WO | 00 | 11/28/2005 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2004/107548 | 12/9/2004 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
5866969 | Shimada et al. | Feb 1999 | A |
5969963 | Ohnishi et al. | Oct 1999 | A |
6087757 | Honbo et al. | Jul 2000 | A |
6144139 | Noma et al. | Nov 2000 | A |
6198198 | Fujimura et al. | Mar 2001 | B1 |
6239558 | Fujimura et al. | May 2001 | B1 |
6342753 | Oliver et al. | Jan 2002 | B1 |
6348755 | Shimamura et al. | Feb 2002 | B1 |
6407480 | Nakanishi et al. | Jun 2002 | B1 |
6794796 | Nakatsuka et al. | Sep 2004 | B2 |
7034800 | Nakatsuka et al. | Apr 2006 | B2 |
7279995 | Kernahan et al. | Oct 2007 | B2 |
20040017365 | Hatano et al. | Jan 2004 | A1 |
Number | Date | Country |
---|---|---|
1235708 | Nov 1999 | CN |
1250348 | Apr 2000 | CN |
69704082 | Sep 2001 | DE |
0922324 | Jun 1999 | EP |
1031279 | Oct 1999 | HK |
8-032134 | Feb 1996 | JP |
10-127057 | May 1998 | JP |
10-223388 | Aug 1998 | JP |
2000-116141 | Apr 2000 | JP |
2001093691 | Apr 2001 | JP |
2002-319499 | Oct 2002 | JP |
2003-033046 | Jan 2003 | JP |
10-246151 | Jul 1998 | KR |
9809369 | Mar 1998 | WO |
Number | Date | Country | |
---|---|---|---|
20070013267 A1 | Jan 2007 | US |