Patent Grant
9953569
This application is the U.S. national phase entry of PCT/CN2015/072623, with an international filing date of Feb. 10, 2015, which claims the priority to Chinese Patent Application No. 201410640340.0, filed on Nov. 13, 2014, which is herein incorporated by reference in its entirely as a part of this application.
The present invention relates to the technical field of display, and particularly relates to a pixel circuit, an organic electroluminescent display panel, a display apparatus and a driving method thereof.
As the display technique has progressed, more and more active matrix organic light emitting diode (AMOLED) display panels are going to enter the market. Compared with a conventional thin film transistor liquid crystal display (TFT LCD) panel, the active matrix organic light emitting diode display panel has the advantages of low energy consumption, low production cost, self light emission, wide viewing angle, high response speed and the like. At present, the active matrix organic light emitting diode display panel has already started replacing a conventional LCD display screen gradually in the fields of cellphone, PDA, digital camera and the like. Unlike a TFT LCD, which controls brightness with a stable voltage, AMOLED is current-driven and needs a stable current to control light emission.
As shown in
Accordingly, a problem to be solved by a person skilled in the art is how to eliminate the influence of the change in the threshold voltage of the drive transistor in the pixel circuit on the luminous brightness of the light emitting device, to ensure the uniformity of the current for driving the light emitting device OLED so as to ensure the quality of a display frame.
Embodiments of the present invention provide a pixel circuit, an organic electroluminescent display panel, a display apparatus, and a driving method thereof, which are used for solving a problem that a luminous brightness of a light emitting device is affected by a change in a threshold voltage of a drive transistor in a pixel circuit in the prior art.
An embodiment of the present invention provides a pixel circuit, comprising an initialization module, a charging control module, a drive module, and a light emitting module with a light emitting device, wherein
a control end of the drive module is connected with a first node, an input end thereof is connected with a second node, and an output end thereof is connected with an input end of the light emitting module. A control end of the charging control module is connected with a scan signal end, an input end thereof is connected with a data signal end, and an output end thereof is connected with a third node. The initialization module is connected with the first node, the second node, the third node, a first reference signal end, a first signal control end and the scan signal end. A first control end of the light emitting module is connected with a second signal control end, a second control end thereof is connected with a light emission signal control end, and an output end thereof is connected with a second reference signal end.
In an initialization phase, the initialization module is configured to initialize the first node under a control of the scan signal end, and the charging control module is configured to initialize the third node under the control of the scan signal end. In a compensation phase, the light emitting module is configured to realize a conduction between an output end of the drive module and the second reference signal end under a control of the second signal control end, and the initialization module is configured to compensate a threshold voltage of the drive module for the first node under a control of the first signal control end and the scan signal end.
In a data writing phase, the charging control module is configured to perform data writing on the first node through the initialization module under the control of the scan signal end.
In one possible implementation, in the above pixel circuit provided by the embodiment of the present invention, in a light emitting phase, the initialization module is configured to realize a conduction between the first reference signal end and an input end of the drive module under a control of the first signal control end, such that the drive module drives the light emitting device in the light emitting module to emit light.
In one possible implementation, in the above pixel circuit provided by the embodiment of the present invention, the drive module particularly comprises a drive transistor; wherein
a gate electrode of the drive transistor is connected with the first node, a source electrode thereof is connected with the second node, and a drain electrode thereof is connected with an input end of the light emitting module.
In one possible implementation, in the above pixel circuit provided by the embodiment of the present invention, the initialization module particularly comprises a first switch transistor, a second switch transistor and a storage capacitor; wherein
a gate electrode of the first switch transistor is connected with the scan signal end, a source electrode thereof is connected with the first reference signal end, and a drain electrode thereof is connected with the first node;
a gate electrode of the second switch transistor is connected with the first signal control end, a source electrode thereof is connected with the first reference signal end, and a drain electrode thereof is connected with the second node; and
the storage capacitor is connected between the first node and the third node.
In one possible implementation, in the above pixel circuit provided by the embodiment of the present invention, the charging control module particularly comprises a third switch transistor; wherein
a gate electrode of the third switch transistor is connected with the scan signal end, a source electrode thereof is connected with the data signal end, and a drain electrode thereof is connected with the third node.
In one possible implementation, in the above pixel circuit provided by the embodiment of the present invention, the first switch transistor and the third switch transistor are both P-type transistors, or are both N-type transistors.
In one possible implementation, in the above pixel circuit provided by the embodiment of the present invention, the light emitting module particularly comprises a light emitting device, a fourth switch transistor and a fifth switch transistor, wherein
a gate electrode of the fourth switch transistor is connected with the second signal control end, a source electrode thereof is connected with an output end of the drive module and a source electrode of the fifth switch transistor, and a drain electrode thereof is connected with an output end of the light emitting device and the second reference signal end; and
a gate electrode of the fifth switch transistor is connected with the light emission signal control end, and a drain electrode thereof is connected with an input end of the light emitting device.
An embodiment of the present invention provides an organic electroluminescent display panel, comprising the above pixel circuit provided by the embodiment of the present invention.
An embodiment of the present invention provides a display apparatus, comprising the organic electroluminescent display panel provided by the embodiment of the present invention.
An embodiment of the present invention provides a driving method of a pixel circuit, wherein the pixel circuit comprises an initialization module, a charging control module, a drive module, and a light emitting module with a light emitting device, wherein a control end of the drive module is connected with a first node, an input end thereof is connected with a second node, and an output end thereof is connected with an input end of the light emitting module. A control end of the charging control module is connected with a scan signal end, an input end thereof is connected with a data signal end, and an output end thereof is connected with a third node; the initialization module is connected with the first node, the second node, the third node, a first reference signal end, a first signal control end and the scan signal end. A first control end of the light emitting module is connected with a second signal control end, a second control end thereof is connected with a light emission signal control end, and an output end thereof is connected with a second reference signal end.
The method may comprise the following steps:
In an initialization phase, initializing the first node by the initialization module under a control of the scan signal end, and initializing the third node by the charging control module under the control of the scan signal end.
In a compensation phase, realizing a conduction between an output end of the drive module and the second reference signal end by the light emitting module under a control of the second signal control end, and compensating a threshold voltage of the drive module for the first node by the initialization module under the control of the first signal control end and the scan signal end.
In a data writing phase, performing data writing on the first node by the charging control module through the initialization module under the control of the scan signal end.
Advantageous effects of the embodiments of the present invention are as follows.
The embodiments of the present invention provide a pixel circuit, an organic electroluminescent display panel, a display apparatus and a driving method thereof. The pixel circuit comprises an initialization module, a charging control module, a drive module, and a light emitting module with a light emitting device. In the initialization phase, the initialization module initializes the first node, and the charging control module initializes the third node. In the compensation phase, the light emitting module realizes a conduction between the output end of the drive module and the second reference signal end, and the initialization module compensates the threshold voltage of the drive module for the first node. In the data writing phase, the charging control module performs data writing on the first node through the initialization module. In the light emitting phase, the initialization module realizes a conduction between the first reference signal end and the input end of the drive module, such that the drive module drives the light emitting device in the light emitting module to emit light, thereby realizing a normal light emitting function of the light emitting device. In this way, compared with a pixel circuit in the prior art, the pixel circuit provided by the embodiment of the present invention can perform initialization on the control end of the drive module in the initialization phase, perform compensation on the threshold voltage of the drive module in the compensation phase, and perform data writing on the drive module in the data writing phase, thereby preventing the change in the threshold voltage of the drive module from affecting the luminous brightness of the light emitting device, improving the uniformity of the luminous brightness of the light emitting device, and further ensuring the quality of a display frame.
The detailed description of a pixel circuit, an organic electroluminescent display panel, a display apparatus and a driving method thereof provided by embodiments of the present invention will be illustrated in detail with reference to the accompanying drawings.
An embodiment of the present invention provides a pixel circuit, as shown in
a control end of the drive module 03 is connected with a first node P1, an input end thereof is connected with a second node P2, and an output end thereof is connected with an input end of the light emitting module 05. A control end of the charging control module 02 is connected with a scan signal end Scan, an input end thereof is connected with a data signal end Data, and an output end thereof is connected with a third node P3. The initialization module 01 is connected with the first node P1, the second node P2, the third node P3, a first reference signal end Ref1, a first signal control end E1 and the scan signal end Scan. A first control end of the light emitting module 05 is connected with a second signal control end E2, a second control end thereof is connected with a light emission signal control end EM, and an output end thereof is connected with a second reference signal end Ref2.
In an initialization phase, the initialization module 01 is configured to initialize the first node P1 under a control of the scan signal end Scan, and the charging control module 02 is configured to initialize the third node P3 under the control of the scan signal end Scan.
In a compensation phase, the light emitting module 05 is configured to realize a conduction between an output end of the drive module 03 and the second reference signal end Ref2 under a control of the second signal control end E2, and the initialization module 01 is configured to compensate a threshold voltage of the drive module 03 for the first node P1 under a control of the first signal control end E1 and the scan signal end Scan.
In a data writing phase, the charging control module 02 is configured to perform data writing on the first node P1 through the initialization module 01 under the control of the scan signal end Scan.
In a light emitting phase, the initialization module 01 is configured to realize a conduction between the first reference signal end Ref1 and the input end of the drive module 03 under the control of the first signal control end E1, such that the drive module 03 drives the light emitting device 04 in the light emitting module 05 to emit light.
In the above pixel circuit provided by the embodiment of the present invention, in the initialization phase, the initialization module 01 initializes the first node P1, and the charging control module 02 initializes the third node P3. In the compensation phase, the light emitting module 05 realizes a conduction between the output end of the drive module 03 and the second reference signal end Ref2, and the initialization module 01 compensates the threshold voltage of the drive module 03 for the first node P1. In the data writing phase, the charging control module 02 performs data writing on the first node P1 through the initialization module 01. In the light emitting phase, the initialization module 01 realizes a conduction between the first reference signal end Ref1 and the input end of the drive module 03, such that the drive module 03 drives the light emitting device 04 in the light emitting module 05 to emit light, thereby realizing a normal light emitting function of the light emitting device 04. In this way, compared with a pixel circuit in the prior art, the pixel circuit provided by the embodiment of the present invention can perform initialization on the control end of the drive module 03 in the initialization phase, perform compensation on the threshold voltage of the drive module 03 in the compensation phase, and perform data writing on the drive module 03 in the data writing phase, thereby preventing a change in the threshold voltage of the drive module 03 from affecting a luminous brightness of the light emitting device 04, thus improving the uniformity of the luminous brightness of the light emitting device 04, and further ensuring the quality of a display frame.
In a specific implementation, in the above pixel circuit provided by the embodiment of the present invention, as shown in
Particularly, in the above pixel circuit provided by the embodiment of the present invention, as shown in
In a specific implementation, in the above pixel circuit provided by the embodiment of the present invention, as shown in
Particularly, in the above pixel circuit provided by the embodiment of the present invention, as shown in
In a specific implementation, in the above pixel circuit provided by the embodiment of the present invention, as shown in
Particularly, in the above pixel circuit provided by the embodiment of the present invention, as shown in
In a specific implementation, in the above pixel circuit provided by the embodiment of the present invention, because the first switch transistor T1 and the third switch transistor T3 employ the same scan signal end Scan as a control end, in order to enable the two transistors to complete respective functions in different phases under the control of the same scan signal end Scan, the first switch transistor T1 and the third switch transistor T3 are set to be transistors of the same type. As shown in
In a specific implementation, in the above pixel circuit provided by the embodiment of the present invention, as shown in
Particularly, in the above pixel circuit provided by the embodiment of the present invention, as shown in
It should be noted that, the switch transistors and the drive transistors mentioned in the embodiment of the present invention may be thin film transistors (TFT), and may also be metal oxide semiconductor (MOS) field effect transistors, which will not be defined here. In a specific implementation, source electrodes and drain electrodes of these transistors may be interchanged without being particularly distinguished. The thin film transistor is used as an example when particular embodiments are described.
Moreover, the switch transistors and the drive transistors mentioned in the embodiment of the present invention may all employ P-type transistors or all employ N-type transistors. In this way, a fabricating process for the pixel circuit may be simplified.
A working process of the pixel circuit provided by the embodiment of the present invention is described in detail below in conjunction with a structure and a timing sequence of a pixel circuit provided by the embodiment of the present invention. The switch transistors and the drive transistors of the pixel circuit in the first embodiment are all designed to employ N-type transistors; and the switch transistors and the drive transistors of the pixel circuit in the second embodiment are all designed to employ P-type transistors.
The working process of the pixel circuit provided by the embodiment of the present invention is described in detail below in conjunction with the pixel circuit as shown in
In the t1 phase, Scan=1, E1=0, E2=0, EM=0, Data=VL, Ref1=Vdd, and Ref2=0. Because Scan=1, the first switch transistor T1 and the third switch transistor T3 are conducted. Because E1=0, E2=0 and EM=0, the second switch transistor T2, the fourth switch transistor T4 and the fifth switch transistor T5 are cut off. The conducted first switch transistor T1 realizes a conduction between the first reference signal end Ref1 and the first node P1 to initialize the first node P, that is, to initialize the gate electrode of the drive transistor D1. At that time, a voltage for the first node P1, that is, a voltage for the right end of the storage capacitor C1, is Vdd; the conducted third switch transistor T3 transmits a voltage signal VL input by the data signal end Data to the third node P3. Further, at that time, a voltage for the third node, that is, a voltage for the left end of the storage capacitor C1, is VL, in this phase, a voltage for the gate electrode of the drive transistor D1 is initialized to Vdd, so that the drive transistor D1 is in a saturated on state. The t1 phase is an initialization phase.
In the t2 phase, Scan=1, E1=1, E2=1, EM=0, Data=VL, Ref1=Vdd and Ref2=0. Because Scan=1, E1=1 and E2=1, the first switch transistor T1, the second switch transistor T2, the third switch transistor T3 and the fourth switch transistor T4 are conducted. Further, because EM=0, the fifth switch transistor T5 is cut off. The first switch transistor T1 and the second switch transistor T2 which are conducted form a discharge loop with the drive transistor D1 to discharge a voltage for the first node P1 to a threshold voltage Vth of the drive transistor D1, that is, at that time, a voltage for the right end of the storage capacitor C1 is Vth, and the drive transistor D1 is in a critical on state. The conducted third switch transistor T3 keeps a voltage for the third node P3 at VL, that is, the voltage for the left end of the storage capacitor C1 is still VL, at that time, a voltage difference across two ends of the storage capacitor C1 is VL-Vth. The conducted fourth switch transistor T4 realizes a conduction between the drain electrode of the drive transistor D1 and the second reference signal end Ref2. The t2 phase is a compensation phase.
In the t3 phase, Scan=1, E1=0, E2=1, EM=0, Data=Vdata, Ref1=Vdd and Ref2=0. Because Scan=1 and E2=1, the first switch transistor T1, the third switch transistor T3 and the fourth switch transistor T4 are conducted. Because E1=0 and EM=0, the second switch transistor T2 and the fifth switch transistor T5 are cut off. The conducted first switch transistor T1 realizes a conduction between the first reference signal end Ref1 and the gate electrode of the drive transistor D1, and the conducted fourth switch transistor T4 realizes a conduction between the drain electrode of the transistor D1 and the second reference signal end Ref2. The conducted third switch transistor T3 transmits a data signal Vdata input by the data signal end Data to the third node P3, thus the voltage for the left end of the storage capacitor C1 is regulated to Vdata. Because the voltage difference across two ends of the storage capacitor C1 is kept at VL−Vth as the last phase, the voltage for the right end of the storage capacitor C1, that is, a voltage for the first node P1, is Vdata−VL+Vth. The t3 phase is a data writing phase.
In the t4 phase, Scan=0, E1=1, E2=0, EM=1, Data=VL, Ref1=Vdd and Ref2=0. Because E1=1 and EM=1, the second switch transistor T2 and the fifth switch transistor T5 are conducted. Because Scan=0 and E2=0, the first switch transistor T1, the third switch transistor T3 and the fourth switch transistor T4 are cut off. The conducted second switch transistor T2 realizes a conduction between the first reference signal end Ref1 and the source electrode of the drive transistor D1, the conducted fifth switch transistor T5 realizes a conduction between the drain electrode of the drive transistor D1 and the input end of the light emitting device 04, such that the drive transistor D1 drives the light emitting device 04 to emit light by using a voltage signal input by the first reference signal end Ref1 as a driving voltage. As can be known from the last phase, the voltage for the gate electrode of the drive transistor D1 is Vdata−VL+Vth, thus a driving current for driving the light emitting device 04 to emit light is I=K(Vgs−Vth)2=K(Vdata−VL+Vth−Vth)2=K(Vdata−VL)2, wherein Vgs is a voltage difference between the gate electrode and the source electrode of the drive transistor D1, K is a constant related to a process parameter and a geometric size of the drive transistor D1. The driving current for driving the light emitting device 04 to emit light is independent of the threshold voltage of the drive transistor D1, so that the influence of the change in the threshold voltage of the drive transistor D1 on the luminous brightness of the light emitting device 04 is eliminated, and the uniformity of the luminous brightness of the light emitting device 04 is improved. The t4 phase is a light emitting phase.
In a subsequent time period, the drive transistor D1 will be continuously in an on state to drive the light emitting device 04 to continuously emit light, until the next high-level signal of the scan signal end Scan arrives.
The working process of the pixel circuit provided by the embodiment of the present invention is described in detail below in conjunction with the pixel circuit as shown in
In the t1 phase, Scan=0, E1=1, E2=1, EM=1, Data=VL, Ref1=Vdd, and Ref2=1. Because Scan=0, the first switch transistor T1 and the third switch transistor T3 are conducted; and because E1=1, E2=1 and EM=1, the second switch transistor T2, the fourth switch transistor T4 and the fifth switch transistor T5 are cut off. The conducted first switch transistor T1 realizes a conduction between the first reference signal end Ref1 and the first node P1 to initialize the first node P, that is, to initialize the gate electrode of the drive transistor D1. At this phase, a voltage for the first node P1, that is, a voltage for the right end of the storage capacitor C1, is Vdd. The conducted third switch transistor T3 transmits a voltage signal VL input by the data signal end Data to the third node P3, at this phase, a voltage for the third node, this is, a voltage for the left end of the storage capacitor C1, is VL, in this phase, a voltage for the gate electrode of the drive transistor D1 is initialized to Vdd, so that the drive transistor D1 is in a saturated on state. The t1 phase is an initialization phase.
In the t2 phase, Scan=0, E1=0, E2=0, EM=1, Data=VL, Ref1=Vdd and Ref2=1. Because Scan=0, E1=0 and E2=0, the first switch transistor T1, the second switch transistor T2, the third switch transistor T3 and the fourth switch transistor T4 are conducted. Because EM=1, the fifth switch transistor T5 is cut off. The first switch transistor T1 and the second switch transistor T2 which are conducted form a discharge loop with the drive transistor D1 to discharge a voltage for the first node P1 to a threshold voltage Vth of the drive transistor D1, that is, at this phase, a voltage for the right end of the storage capacitor C1 is Vth, and at this phase, the drive transistor D1 is in a critical on state. The conducted third switch transistor T3 keeps a voltage for the third node P3 at VL, that is, the voltage for the left end of the storage capacitor C1 is still VL, at this phase, a voltage difference across two ends of the storage capacitor C1 is VL−Vth; the conducted fourth switch transistor T4 realizes a conduction between the drain electrode of the drive transistor D1 and the second reference signal end Ref2. The t2 phase is a compensation phase.
In the t3 phase, Scan=0, E1=1, E2=0, EM=1, Data=Vdata, Ref1=Vdd and Ref2=1. Because Scan=0 and E2=0, the first switch transistor T1, the third switch transistor T3 and the fourth switch transistor T4 are conducted. Because E1=1 and EM=1, the second switch transistor T2 and the fifth switch transistor T5 are cut off. The conducted first switch transistor T1 realizes a conduction between the first reference signal end Ref1 and the gate electrode of the drive transistor D1, the conducted fourth switch transistor T4 realizes a conduction between the drain electrode of the transistor D1 and the second reference signal end Ref2. The conducted third switch transistor T3 transmits a data signal Vdata input by the data signal end Data to the third node P3, thus the voltage for the left end of the storage capacitor C1 is regulated to Vdata. Because the voltage difference across two ends of the storage capacitor C1 is kept at VL−Vth as the last phase, the voltage for the right end of the storage capacitor C1, that is, a voltage for the first node P1, is Vdata−VL+Vth. The t3 phase is a data writing phase.
In the t4 phase, Scan=1, E1=0, E2=1, EM=0, Data=VL, Ref1=Vdd and Ref2=1. Because E1=0 and EM=0, the second switch transistor T2 and the fifth switch transistor T5 are conducted. Further, because Scan=1 and E2=1, the first switch transistor T1, the third switch transistor T3 and the fourth switch transistor T4 are cut off. The conducted second switch transistor T2 realizes a conduction between the first reference signal end Ref1 and the source electrode of the drive transistor D1. The conducted fifth switch transistor T5 realizes a conduction between the drain electrode of the drive transistor D1 and the input end of the light emitting device 04, such that the drive transistor D1 drives the light emitting device 04 to emit light by using a voltage signal input by the first reference signal end Ref1 as a driving voltage. As is known from the last phase, the voltage for the gate electrode of the drive transistor D1 is Vdata−VL+Vth, thus a driving current for driving the light emitting device 04 to emit light is I=K(Vgs−Vth)2=K(Vdata−VL+Vth−Vth)2=K(Vdata−VL)2, wherein Vgs is a voltage difference between the gate electrode and the source electrode of the drive transistor D1, K is a constant related to a process parameter and a geometric size of the drive transistor D1. As is known, the driving current for driving the light emitting device 04 to emit light is independent of the threshold voltage of the drive transistor D1, so that the influence of the change in the threshold voltage of the drive transistor D1 on the luminous brightness of the light emitting device 04 is eliminated, and the uniformity of the luminous brightness of the light emitting device 04 is improved. The t4 phase is a light emitting phase.
In a subsequent time period, the drive transistor D1 will be continuously in an on state to drive the light emitting device 04 to continuously emit light, until the next low-level signal of the scan signal end Scan arrives.
Based on the same inventive concept, an embodiment of the present invention provides an organic electroluminescent display panel, comprising the above pixel circuit provided by the embodiment of the present invention. Because a principle for solving a problem by the organic electroluminescent display panel is similar to that by the pixel circuit, implementations for the organic electroluminescent display panel may refer to that for the pixel circuit, and repeated parts will not be described in detail.
Based on the same inventive concept, an embodiment of the present invention provides a display apparatus, comprising the above organic electroluminescent display panel provided by the embodiment of the present invention. The display apparatus may be any products or components such as a cellphone, a tablet computer, a television, a display, a notebook computer, a digital photo frame and a navigator, or any device with a display function. Because a principle for solving a problem by the display apparatus is similar to that by the organic electroluminescent display panel, implementations for the display apparatus may refer to that for the organic electroluminescent display panel, and repeated parts will not be re-described in detail.
Based on the same inventive concept, an embodiment of the present invention provides a driving method of a pixel circuit. Because a principle of the driving method is similar to that of the pixel circuit, implementations for the driving method may refer to that for the pixel circuit, and repeated parts will not be re-described in detail.
The embodiments of the present invention provide for a pixel circuit, an organic electroluminescent display panel, a display apparatus and a driving method thereof. The pixel circuit comprises an initialization module, a charging control module, a drive module, and a light emitting module with a light emitting device. In the initialization phase, the initialization module initializes the first node, and the charging control module initializes the third node; in the compensation phase, the light emitting module realizes a conduction between the output end of the drive module and the second reference signal end, the initialization module compensates the threshold voltage of the drive module for the first node; and in the data writing phase, the charging control module performs data writing on the first node through the initialization module. In the light emitting phase, the initialization module realizes a conduction between the first reference signal end and the input end of the drive module, such that the drive module drives the light emitting device in the light emitting module to emit light, thereby realizing a normal light emitting function of the light emitting device. In this way, compared with a pixel circuit in the prior art, the pixel circuit provided by the embodiment of the present invention can perform initialization on the control end of the drive module in the initialization phase, perform compensation on the threshold voltage of the drive module in the compensation phase, and perform data writing on the drive module in the data writing phase, thereby preventing the change in the threshold voltage of the drive module from affecting the luminous brightness of the light emitting device, improving the uniformity of the luminous brightness of the light emitting device, and further ensuring the quality of the display frame.
It will be apparent to those skilled in the art that various modifications and variations may be made to the present invention without departing from the scope or spirit of the present invention. In this way, it is intended that the present invention covers these modifications and variations provided they come within the scope of the appended claims and their equivalents of the present invention.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2014 1 0640340 | Nov 2014 | CN | national |
| Filing Document | Filing Date | Country | Kind |
|---|---|---|---|
| PCT/CN2015/072623 | 2/10/2015 | WO | 00 |
| Publishing Document | Publishing Date | Country | Kind |
|---|---|---|---|
| WO2016/074359 | 5/19/2016 | WO | A |
| Number | Name | Date | Kind |
|---|---|---|---|
| 7329849 | Kasai | Feb 2008 | B2 |
| 7528809 | Sim | May 2009 | B2 |
| 7916102 | Chung | Mar 2011 | B2 |
| 8305308 | Ono | Nov 2012 | B2 |
| 8537077 | Lee | Sep 2013 | B2 |
| 8604705 | Ko | Dec 2013 | B2 |
| 8810485 | Lee | Aug 2014 | B2 |
| 8878751 | Chung | Nov 2014 | B2 |
| 9018842 | Tan | Apr 2015 | B2 |
| 9095031 | Tan | Jul 2015 | B2 |
| 9111893 | Ebisuno | Aug 2015 | B2 |
| 9230479 | Tan | Jan 2016 | B2 |
| 9299290 | Ono | Mar 2016 | B2 |
| 9305492 | Takahama | Apr 2016 | B2 |
| 9349318 | Jung | May 2016 | B2 |
| 9349319 | Wu | May 2016 | B2 |
| 9384700 | Chen | Jul 2016 | B2 |
| 9454932 | Ono | Sep 2016 | B2 |
| 9779662 | Zhang | Oct 2017 | B1 |
| 20040207654 | Hasuike | Oct 2004 | A1 |
| 20060055336 | Jeong | Mar 2006 | A1 |
| 20060066251 | Sim | Mar 2006 | A1 |
| 20060209094 | Usuda | Sep 2006 | A1 |
| 20060231740 | Kasai | Oct 2006 | A1 |
| 20080035931 | Kwak et al. | Feb 2008 | A1 |
| 20100141644 | Lee | Jun 2010 | A1 |
| 20100201673 | Kim et al. | Aug 2010 | A1 |
| 20100220038 | Chung | Sep 2010 | A1 |
| 20110157126 | Chung | Jun 2011 | A1 |
| 20110164016 | Kang | Jul 2011 | A1 |
| 20110164024 | Ono | Jul 2011 | A1 |
| 20110227889 | Choi | Sep 2011 | A1 |
| 20110248981 | Yoshida | Oct 2011 | A1 |
| 20110285760 | Ono | Nov 2011 | A1 |
| 20120038612 | Chung | Feb 2012 | A1 |
| 20120176426 | Ono | Jul 2012 | A1 |
| 20120200611 | Matsui | Aug 2012 | A1 |
| 20130043796 | Ko | Feb 2013 | A1 |
| 20130106307 | Tan | May 2013 | A1 |
| 20130113779 | Yoon et al. | May 2013 | A1 |
| 20130307840 | Lee | Nov 2013 | A1 |
| 20140071112 | Han | Mar 2014 | A1 |
| 20140111562 | Wu | Apr 2014 | A1 |
| 20140125713 | Ryu | May 2014 | A1 |
| 20140168127 | Yang | Jun 2014 | A1 |
| 20140168290 | Yang | Jun 2014 | A1 |
| 20140175992 | Yang | Jun 2014 | A1 |
| 20140191669 | Tan | Jul 2014 | A1 |
| 20140313241 | Ono | Oct 2014 | A1 |
| 20140333512 | In | Nov 2014 | A1 |
| 20150053953 | Ebisuno | Feb 2015 | A1 |
| 20150103037 | Wu | Apr 2015 | A1 |
| 20150213757 | Takahama | Jul 2015 | A1 |
| 20150302798 | Tan | Oct 2015 | A1 |
| 20150356924 | Chen | Dec 2015 | A1 |
| 20160005359 | Kwon | Jan 2016 | A1 |
| 20160035276 | Yin | Feb 2016 | A1 |
| 20160055791 | Kishi | Feb 2016 | A1 |
| 20160071458 | Tan | Mar 2016 | A1 |
| 20160125774 | Hwang | May 2016 | A1 |
| 20160125808 | Hsu | May 2016 | A1 |
| 20160132171 | Hu | May 2016 | A1 |
| 20160196783 | Hu | Jul 2016 | A1 |
| 20160253014 | Yang | Sep 2016 | A1 |
| 20160260377 | Hu | Sep 2016 | A1 |
| 20160284280 | Mu | Sep 2016 | A1 |
| 20160351125 | Zhou | Dec 2016 | A1 |
| 20160365032 | Wu | Dec 2016 | A1 |
| 20170047010 | Chen | Feb 2017 | A1 |
| 20170169761 | Ma | Jun 2017 | A1 |
| 20170330505 | Han | Nov 2017 | A1 |
| Number | Date | Country |
|---|---|---|
| 101075407 | Nov 2007 | CN |
| 101118723 | Feb 2008 | CN |
| 101996579 | Mar 2011 | CN |
| 102930813 | Feb 2013 | CN |
| 103325343 | Sep 2013 | CN |
| 203300194 | Nov 2013 | CN |
| 103531151 | Jan 2014 | CN |
| 104318897 | Jan 2015 | CN |
| 204130142 | Jan 2015 | CN |
| 2008040478 | Feb 2008 | JP |
| 100712678 | May 2007 | KR |
| 20090119810 | Nov 2009 | KR |
| 20100107654 | Oct 2010 | KR |
| 101375040 | Mar 2014 | KR |
| 101549284 | Sep 2015 | KR |
| WO 2013078931 | Jun 2013 | WO |
| Entry |
|---|
| International Search Report and Written Opinion from PCT/CN15/072623 dated Jul. 29, 2015. |
| Office Action from Korea Application No. 1020157028285 dated Jan. 4, 2017. |
| Office Action from China Application No. 201410640340.0 dated Dec. 5, 2016. |
| Office action from Chinese Application No. 201410640340.0 dated Mar. 3, 2016. |
| Office action from Chinese Application No. 201410640340.0 dated Jul. 12, 2016. |
| Notice of Grant of Patent for Korean Patent Application No. 10-2015-7028285 dated Jul. 28, 2017. |
| Number | Date | Country | |
|---|---|---|---|
| 20160284280 A1 | Sep 2016 | US |
