The present disclosure relates to a semiconductor light-emitting device, and more particularly, to a pixel-type semiconductor light-emitting device and a method of manufacturing the pixel-type semiconductor light-emitting device.
Semiconductor light-emitting devices may be used in various lighting apparatuses such as automotive headlamps or indoor lighting. For example, semiconductor light-emitting devices may be used in an intelligent lighting system in which a light source module includes a plurality of light-emitting device chips and each light-emitting device chip is individually controlled to implement various lighting modes depending on ambient conditions.
A semiconductor light-emitting device includes a plurality of light-emitting device structures separated from each other and arranged in a matrix form. A pad region at least partially surrounds the plurality of light-emitting device structures. The pad region is disposed outside of the plurality of light-emitting device structures. A partition structure is disposed on a first surface of the plurality of light-emitting device structures and is further disposed between adjacent light-emitting device structures of the plurality of light-emitting device structures. The partition structure defines a plurality of pixel spaces within the plurality of light-emitting device structures. A fluorescent layer is disposed on the first surface of the plurality of light-emitting device structures and fills each of the plurality of pixel spaces.
A semiconductor light-emitting device includes a plurality of light-emitting device structures separated from each other and arranged in a matrix form. A partition structure is disposed on a first surface of the plurality of light-emitting device structures and is disposed between adjacent light-emitting device structures of the plurality of light-emitting device structures. The partition structure definiens a plurality of pixel spaces on the plurality of light-emitting device structures. A fluorescent layer is disposed on the first surface of the plurality of light-emitting device structures and fills each of the plurality of pixel spaces. A pad region at least partially surrounds the plurality of light-emitting device structures. An upper surface of the partition structure is at a higher level than an upper surface of the pad region with respect to the first surface.
A semiconductor light-emitting device includes a pixel region having a plurality of light-emitting device structures separated from each other and arranged in a matrix form, a partition structure disposed on a first surface of the plurality of light-emitting device structures and disposed between adjacent light-emitting device structures in a plan view, the partition structure defining a plurality of pixel spaces on the plurality of light-emitting device structures, and a fluorescent layer disposed on the first surface of the plurality of light-emitting device structures, the fluorescent layer filling each of the plurality of pixel spaces. A pad region at least partially surrounds the pixel region. The pad region includes a pad electrically connected to the plurality of light-emitting device structures.
A method of manufacturing a semiconductor light-emitting device includes forming a plurality of light-emitting device structures on a substrate. A partition structure is formed to define a plurality of pixel spaces between each of the plurality of light-emitting device structures. A fluorescent layer is formed to fill each of the plurality of pixel spaces. A pad region is formed on the substrate. The pad region is disposed outside of the partition structure.
Exemplary embodiments of the present inventive concept will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
Hereinafter, exemplary embodiments of the present disclosure will be described in detail with reference to the accompanying drawings. Like reference numerals may refer to like elements throughout the present specification and the drawings.
Referring to
In the pixel region PXR, M pixels PX11, PX12, . . . , PX1M may be successively arranged along the X axis and N pixels PX11, PX21, . . . , PXN1 may be successively arranged along the Y axis (hereinafter, each pixel is referred to as “pixel PX”). Here, M and N are positive integers. Each pixel PX may include one of the plurality of light-emitting device structures 120U. Referring to
According to exemplary embodiments of the present inventive concept, in the plan view, the pixel region PXR may have an area corresponding to about 50% to about 90% of the total area of the semiconductor light-emitting device 100, and the pad region PDR may have an area corresponding to about 10% to about 50% of the total area of the semiconductor light-emitting device 100. However, the inventive concept is not limited thereto. In the plan view, each pixel PX may have an X-direction width and/or a Y-direction width of, for example, about 10 μm to several mm, but is not limited thereto.
In the pixel region PXR, each of the plurality of light-emitting device structures 120U may be respectively disposed in each pixel PX. A partition structure 160 may be disposed on the plurality of light-emitting device structures 120U. In a plan view, the partition structure 160 may at least partially surround each of the plurality of light-emitting device structures 120U. In the pad region PDR, a light-emitting stack 120 may be disposed outside of the partition structure 160 and may at least partially surround the plurality of light-emitting device structures 120U.
As shown in
The partition structure 160 may be formed such that the second partition layer 164 at the outermost side has the second width W12 that is larger than the first width W11 of the first partition layer 162, and accordingly, the structural stability of the semiconductor light-emitting device 100 may be increased. For example, even if the semiconductor light-emitting device 100 is exposed to repetitive vibrations and/or impacts, when the semiconductor light-emitting device 100 is used as a headlamp for a vehicle, the reliability of the semiconductor light-emitting device 100 may be increased by the structural stability between the partition structure 160 and a fluorescent layer 174 disposed in the partition structure 160.
As shown in
The plurality of light-emitting device structures 120U may include the first conductive semiconductor layer 122, the active layer 124, and the second conductive semiconductor layer 126. A first insulating layer 132, a first electrode 142A, a second electrode 142B, a first connection electrode 144A, and a second connection electrode 144B may be further disposed on the plurality of light-emitting device structures 120U.
The first conductive semiconductor layer 122 may be a nitride semiconductor including n-type InxAlyGa(1−x−y)N (where 0≤x<1, 0≤y<1, and 0≤x+y<1). For example, the first conductive semiconductor layer 122 may include GaN containing n-type impurities. For example, the n-type impurities may include silicon (Si).
According to exemplary embodiments of the present inventive concept, the first conductive semiconductor layer 122 may include a first conductive semiconductor contact layer and a current diffusion layer. The impurity concentration of the first conductive semiconductor contact layer may be in the range of 2×1018 cm−3 to 9×1019 cm−3. The thickness of the first conductive semiconductor contact layer may be about 1 μm to about 5 μm. The current diffusion layer may have a structure in which a plurality of InxAlyGa(1−x−y)N layers (where 0≤x, y≤1, and 0≤x+y≤1) having different compositions or different impurity contents are alternately stacked. For example, the current diffusion layer may have an n-type superlattice structure in which an n-type GaN layer and/or an AlxInyGazN layers (where 0≤x,y,z≤1, and x+y+z≠0) each having a thickness of about 1 nm to about 500 nm are alternately stacked. The impurity concentration of the current diffusion layer may be in the range of 2×1018 cm−3 to 9×1019 cm−3.
The active layer 124 may be disposed between the first conductive semiconductor layer 122 and the second conductive semiconductor layer 126 and may discharge light by recombination of electrons and holes. The active layer 124 may have a multiple quantum well (MQW) structure in which quantum well layers and quantum barrier layers are alternately stacked. For example, each of the quantum well layers and each of the quantum barrier layer may include InxAlyGa(1−x−y)N layers (where 0≤x, y≤1, and 0≤x+y≤1) having different compositions. For example, the quantum well layer may include InxGa1−xN (where 0≤x≤1), and the quantum barrier layer may include GaN or AlGaN. The thicknesses of the quantum well layer and the quantum barrier layer may be in the range of about 1 nm to about 50 nm. The active layer 124 is not limited to the MQW structure and may have a single quantum well structure.
The second conductive semiconductor layer 126 may be a nitride semiconductor layer having a composition of p-type InxAlyGa(1−x−y)N (where 0≤x<1, 0≤y<1, and 0≤x+y<1). For example, the p-type impurities may include magnesium (Mg).
According to exemplary embodiments of the present inventive concept, the second conductive semiconductor layer 126 may include an electron blocking layer, a low-concentration p-type GaN layer, and a high-concentration p-type GaN layer provided as a contact layer. For example, the electron blocking layer may have a structure in which a plurality of InxAlyGa(1−x−y)N layers (where 0≤x, y≤1, and 0≤x+y≤1) having a thickness of about 5 nm to about 100 nm and having different compositions or different impurity contents are alternately stacked, or may be a single layer including AlyGa(1−y)N (where 0<y≤1). An energy band gap of the electron blocking layer may decrease as a distance from the active layer 124 increases. For example, an amount of aluminum (Al) in the electron blocking layer decreases as the distance from the active layer 124 increases.
The first conductive semiconductor layer 122, the active layer 124, and the second conductive semiconductor layer 126 may be sequentially stacked in the vertical direction. Here, the upper surface of the first conductive semiconductor layer 122 is referred to as a first surface 120F1 of the plurality of light-emitting device structures 120U and the bottom surface of the second conductive semiconductor layer 126 is referred to as a second surface 120F2 of the plurality of light-emitting device structures 120U.
The first electrode 142A may be connected to the first conductive semiconductor layer 122 in an opening E penetrating the active layer 124 and the second conductive semiconductor layer 126. The second electrode 142B may be disposed on the bottom surface (e.g., the second surface 120F2) of the second conductive semiconductor layer 126. The first insulating layer 132 may be disposed on the inner wall of the opening E and may electrically insulate the first electrode 142A from the active layer 124 and the second conductive semiconductor layer 126. The first insulating layer 132 may be disposed between the first electrode 142A and the second electrode 142B on the bottom surface of the second conductive semiconductor layer 126 and may electrically insulate the first electrode 142A from the second electrode 142B. Each of the first electrode 142A and the second electrode 142B may include Ag, Al, Ni, Cr, Au, Pt, Pd, Sn, W, Rh, Ir, Ru, Mg, Zn, or a combination thereof. Each of the first electrode 142A and the second electrode 142B may include a metal material having a high reflectivity.
The first connection electrode 144A may be disposed on the first electrode 142A and the first insulating layer 132, and the second connection electrode 144B may be disposed on the second electrode 142B and the first insulating layer 132. The first connection electrode 144A and the second connection electrode 144B may be electrically connected to the first electrode 142A and the second electrode 142B, respectively. Each of the first connection electrode 144A and the second connection electrode 144B may include Ag, Al, Ni, Cr, Au, Pt, Pd, Sn, W, Rh, Ir, Ru, Mg, Zn, or a combination thereof.
The plurality of light-emitting device structures 120U may be spaced apart from each other with a device isolation opening IAH positioned therebetween. For example, the device isolation opening IAH may include a sidewall that are inclined at an oblique angle of about 60 degrees to about 90 degrees with respect to the first surface 120F 1 of the light-emitting device structure 120U. A width W21 of the device isolation opening IAH at the same vertical level LV1 as the first surface 120F1 of the light-emitting device structures 120U may be equal to or less than the first width W11 of the first partition layer 162, but is not limited thereto.
An insulating liner 134 may be formed on the inner wall of the device isolation opening IAH and may be conformally disposed to cover the first connection electrode 144A and the second connection electrode 144B on the side and the second surface 120F2 of each of the plurality of light-emitting device structures 120U. The upper surface of the insulating liner 134 may be disposed on the same level as the first surface 120F1 of the plurality of light-emitting device structures 120U. According to exemplary embodiments of the present inventive concept, the insulating liner 134 may include silicon oxide or silicon nitride.
A pad opening PH penetrating the light-emitting stack 120 may be disposed on the pad region PDR, and a first pad 148A and a second pad 148B may be disposed in the pad opening PH. The first pad 148A and the second pad 148B may be electrically connected to the first connection electrode 144A and the second connection electrode 144B through a first wiring pattern 146A and a second wiring pattern 146B, respectively.
As shown in
The second portion 146Ab of the first wiring pattern 146A, in some pixels PX, may pass through the device isolation opening IAH and extend to an adjacent pixel PX (e.g., a pixel PX disposed at the outermost side), and may be connected to the first pad 148A on the pad region PDR. Accordingly, the first wiring pattern 146A may be conformally disposed on the insulating liner 134 in the device isolation opening IAH.
A buried insulating layer 136 may be disposed on the insulating liner 134, the first wiring pattern 146A, and the second wiring pattern 146B. The buried insulating layer 136 may be in contact with the insulating liner 134, the first wiring pattern 146A and the second wiring pattern 146B inside the device isolation opening IAH and may fill the remaining space of the device isolation opening IAH. The buried insulating layer 136 may be formed using a silicone resin, an epoxy resin, or an acrylic resin.
A support substrate 154 may be disposed on the buried insulating layer 136 with an adhesive layer 152 therebetween. According to exemplary embodiments of the present inventive concept, the adhesive layer 152 may include an electrically insulating material, for example, silicon oxide, silicon nitride, polymeric material such as ultraviolet (UV) curable material, or resin. In some embodiments, the adhesive layer 152 may include the same material as the buried insulating layer 136, and the boundary between the adhesive layer 152 and the buried insulating layer 136 might not be discernible. In some embodiments, the adhesive layer 152 may include a eutectic adhesive material such as AuSn or NiSi. The support substrate 154 may include, but is not limited to including, a sapphire substrate, a glass substrate, a transparent conductive substrate, a silicon substrate, a silicon carbide substrate, or the like.
As described above, the partition structure 160 may be disposed on the first surface 120F1 of the plurality of light-emitting device structures 120U. The partition structure 160 may include silicon (Si), silicon carbide (SiC), sapphire, and/or gallium nitride (GaN). According to exemplary embodiments of the present inventive concept, after the plurality of light-emitting device structures 120U are formed on the substrate 110 (see
The partition structure 160 may be arranged in a matrix form in a plan view, and a plurality of pixel spaces PXU may be defined by the partition structure 160. The partition structure 160 may vertically overlap the device isolation opening LAH, and the bottom surface of the partition structure 160 may be in contact with the upper surface of the insulating liner 134. Accordingly, the first surface 120F1 of the plurality of light-emitting device structures 120U may be exposed to the bottom of the plurality of pixel spaces PXU.
A reflective layer 172 may be disposed on the sidewall of the partition structure 160. The reflective layer 172 may reflect light emitted from the plurality of light-emitting device structures 120U. The reflective layer 172 may be formed on the sidewall of the first partition layer 162 and thus the sidewalls of the plurality of pixel spaces PXU may be covered with the reflective layer 172. Alternatively, the reflective layer 172 might not be formed on the sidewall of the second partition layer 164 which faces the pad region PDR.
According to exemplary embodiments of the present inventive concept, the reflective layer 172 may be a metal layer including Ag, Al, Ni, Cr, Au, Pt, Pd, Sn, W, Rh, Ir, Ru, Mg, Zn, or a combination thereof. In some embodiments, the reflective layer 172 may be a resin layer such as polyphthalamide (PPA) containing a metal oxide such as titanium oxide or aluminum oxide. In some embodiments, the reflective layer 172 may be a distributed Bragg reflector layer. For example, the distributed Bragg reflector layer may have a structure in which a plurality of insulating films having different refractive indexes are stacked repeatedly, for example, they may be stacked anywhere from several times to several hundred times. Each of the insulating films in the distributed Bragg reflector layer may include oxide, nitride, or a combination thereof, for example, SiO2, SiN, SiOxNy, TiO2, Si3N4, Al2O3, TiN, AlN, ZrO2, TiAlN, or TiSiN.
A fluorescent layer 174 may be disposed in the plurality of pixel spaces PXU on the first surface 120F1 of the plurality of light-emitting device structures 120U. As shown in
The fluorescent layer 174 may include a single material capable of converting the color of light emitted from the light-emitting device structure 120U into a desired color. For example, a fluorescent layer 174 associated with the same color may be disposed in the plurality of pixel spaces PXU. However, the inventive concept is not limited thereto. For example, the color of a fluorescent layer 174 disposed in some of the plurality of pixel spaces PXU may be different from the color of a fluorescent layer 174 disposed in the remaining pixel spaces PXU.
The fluorescent layer 174 may include a resin containing a fluorescent substance dispersed therein or a film containing a fluorescent substance. For example, the fluorescent layer 174 may include a fluorescent substance film in which fluorescent substance particles are uniformly dispersed at a certain concentration. The fluorescent substance particles may be a wavelength conversion material that changes the wavelength of light emitted from the plurality of light-emitting device structures 120U. The fluorescent layer 174 may include two or more different kinds of fluorescent substance particles having different size distributions to increase the density of the fluorescent substance particles and increase color uniformity.
According to exemplary embodiments of the present inventive concept, the fluorescent substance may have various colors and various compositions such as an oxide-based composition, a silicate-based composition, a nitride-based composition, and a fluoride-based composition. For example, β-SiAlON:Eu2+(green), (Ca,Sr)AlSiN3:Eu2+(red), La3Si6N11:Ce3+(yellow), K2SiF6:Mn4+(red), SrLiAl3N4:Eu(red), Ln4−x(EuzM1−z)xSi12−yAlyO3+x+yN18−x−y(0.5≤x≤3, 0<z<0.3, 0<y≤4)(red), K2TiF6:Mn4+(red), NaYF4:Mn4+(red), NaGdF4:Mn4+(red), and the like may be used as the fluorescent substance. However, the kind of the fluorescent substance used is not limited thereto.
In some embodiments, a wavelength conversion material, such as quantum dots, may be further disposed over the fluorescent layer 174. The quantum dots may each have a core-shell structure using a II-V or II-VI compound semiconductor. For example, the quantum dot may have a core such as CdSe and InP and a shell such as ZnS and ZnSe. In addition, the quantum dot may include a ligand for stabilizing the core and the shell.
In some embodiments, the reflective layer 172 might not be formed on the sidewall of the partition structure 160, unlike that shown in
An upper surface level LV1 of the first and second pads 148A and 148B in the pad region PDR may be substantially equal to the level of the first surface 120F1 of the plurality of light-emitting device structures 120U. A connecting member, such as a bonding wire for electrical connection with a driving semiconductor chip, may be disposed on the first and second pads 148A and 148B in the pad region PDR. The upper surface level LV2 of the partition structure 160 at the boundary between the pad region PDR and the pixel region PXR may be higher than the upper surface level LV1 of the first and second pads 148A and 148B.
In general, a light source module including a plurality of light-emitting device chips may be used for an intelligent lighting system such as a head lamp for a vehicle, and each of the light-emitting device chips may be individually controlled to implement various lighting modes depending on ambient conditions. When a plurality of light-emitting devices arranged in a matrix form is used, light emitted from each of the plurality of light-emitting devices may be absorbed or penetrated into an adjacent light-emitting device. Thus, contrast characteristics of the light source module might be suboptimal.
However, according to exemplary embodiments of the present inventive concept, the partition structure 160 may prevent light emitted from one pixel PX from being absorbed or penetrated into an adjacent pixel PX, and accordingly, contrast characteristics of the light-emitting device 100 may be increased. In addition, since the plurality of light-emitting device structures 120U are completely separated from each other by the device isolation opening IAH, light emitted from a light-emitting device structure 120U may be prevented from being absorbed or penetrated into an adjacent light-emitting device structure 120U and the contrast characteristics of the semiconductor light-emitting device 100 may be increased.
The fluorescent layer 174 may be firmly fixed within each pixel space PXU by the partition structure 160. The partition structure 160 may be formed such that the second partition layer 164 at the outermost side has a greater width than the first partition layer 162, and accordingly, the structural stability of the semiconductor light-emitting device 100 may be increased. For example, even if the semiconductor light-emitting device 100 is exposed to repetitive vibration and/or impact, when the semiconductor light-emitting device 100 is used as a headlamp for a vehicle, the reliability of the semiconductor light-emitting device 100 may be increased by the structural stability between the fluorescent layer 174 and the partition structure 160.
Referring to
As shown in
According to exemplary embodiments of the present inventive concept, a second electrode 142B1 may be disposed on a second conductive semiconductor layer 126 and a second contact layer 142B2 may be further formed between the second conductive semiconductor layer 126 and the second electrode 142B1. An insulating liner 134A may be conformally formed on the inner wall of the device isolation opening IAH and a second surface 120F2 of the plurality of light-emitting device structures 120U and may at least partially surround a first electrode 142A and a second electrode 142B1. Although the insulating liner 134A in
The first pad 148A 1 and the second pad 148B1 may be conformally disposed on the inner wall of a pad opening PH, and the insulating liner 134A may be disposed between the first pad 148A1 and a light-emitting stack 120 and between the second pad 148B1 and the light-emitting stack 120. The first pad 148A1 and the second pad 148B1 may be electrically connected to the first connection electrode 144A 1 and the second connection electrode 144B1 through a first wiring pattern 146A 1 and a second wiring pattern 146B1, respectively.
An intermediate insulating layer 156 may be disposed on the first connection electrode 144A1, the second connection electrode 144B1. The first wiring pattern 146A1 and the second wiring pattern 146B1 may be disposed on the intermediate insulating layer 156 and may be connected to the second pad 14881 through the intermediate insulating layer 156. As the intermediate insulating layer 156 is disposed between the first wiring pattern 146A 1 and the second wiring pattern 146B1, the first wiring pattern 146A 1 and the second wiring pattern 146B1 may be spaced apart from each other in the vertical direction (e.g., the Z direction in
According to the semiconductor light-emitting device 100A described above, the partition structure 160A may prevent light emitted from one pixel PX from being absorbed or penetrated into an adjacent pixel PX, and accordingly, contrast characteristics of the semiconductor light-emitting device 100A may be increased. In addition, as the partition structure 160A has an oblique sidewall, the efficiency of extracting light from the light-emitting device structures 120U may be increased.
Referring to
Referring to
Referring to
The partition structure 160D has a matrix or grid-shaped horizontal cross section. When the second partition layer 164D, which is an outer peripheral portion of the partition structure 160D, has a rectangular horizontal cross section, the first portion 164a of the second partition layer 164D may extend in the X direction and the second portion 164b of the second partition layer 164D may extend in the Y direction. First and second pads 148A1 and 148B1 may be disposed on one side of the first portion 164a of the second partition layer 164D, and the first and second pads 148A1 and 148B1 might not be disposed on one side of the second portion 164b.
The first portion 164a of the second partition layer 164D may have a second width W12 in the Y direction, the second portion 164b of the second partition layer 164D may have a third width W13 in the X direction, and the third width W13 may be greater than the second width W12. The second portion 164b of the second partition layer 164D may have a third width W13 ranging from about 10 μm to about 5 mm, but the present invention is not limited to this particular structure.
According to exemplary embodiments of the present inventive concept, a first connection electrode 144A 1 and a second connection electrode 144B1 may have different areas, and in the plan view, the second connection electrode 144B1 may be disposed to at least partially surround the first connection electrode 144A1. As shown in
According to the semiconductor light-emitting device 100D described above, since the second portion 164b of the partition structure 160D is thick, the structural stability of the semiconductor light-emitting device 100D may be increased.
Referring to
Each of the first partition layer 162 and the second partition layer 164 may include a plurality of convex portions 160SP on the sidewall thereof. For example, the plurality of convex portions 160SP may be disposed at regular intervals over the entire height of the first partition layer 162 and the second partition layer 164. The reflective layer 172 disposed on the sidewalls of the first partition layer 162 and the second partition layer 164 may be conformally formed depending on the shapes of the plurality of convex portions 160SP. A fluorescent layer 174 filling a plurality of pixel spaces PXU on the sidewall of the reflective layer 172 may also include a plurality of concave portions 174SP corresponding to the shapes of the plurality of convex portions 160SP. Since the partition structure 160E includes the plurality of convex portions 160SP, an area of the fluorescent layer 174 facing the partition structure 160E (or a contact area between the fluorescent layer 174 and the reflective layer 172) may further increase, and thus, the fluorescent layer 174 may be firmly fixed to the partition structure 160E.
According to exemplary embodiments of the present inventive concept, after a light-emitting stack 120 is formed on a substrate 110 (see
According to the semiconductor light-emitting device 100E described above, since the partition structure 160E includes the plurality of convex portions 160SP, the structural stability of the semiconductor light-emitting device 100E may be increased.
Referring to
Referring to
According to exemplary embodiments of the present inventive concept, each of the first partition layer 162G and the second partition layer 164G may be a resin layer such as PPA containing a metal oxide such as titanium oxide or aluminum oxide. In some embodiments, each of the first partition layer 162G and the second partition layer 164G may be a distributed Bragg reflector layer. For example, the distributed Bragg reflector layer may have a structure in which a plurality of insulating films having different refractive indexes are stacked repeatedly anywhere form several times to several hundred times. In some embodiments, each of the first partition layer 162G and the second partition layer 164G may be a metal layer including Ag, Al, Ni, Cr, Au, Pt, Pd, Sn, W, Rh, Ir, Zn, or a combination thereof.
The partition structure 160G may contact the fluorescent layer 174 and may have an integral structure including a light reflecting material. For example, the reflective layer 172 described with reference to
According to the semiconductor light-emitting device 100G described above, the partition structure 160G may prevent light emitted from one pixel PX from being absorbed or penetrated into an adjacent pixel PX, and accordingly, contrast characteristics of the semiconductor light-emitting device 1000 may be increased. In addition, since the partition structure 160G has an integral structure including a light reflecting material, the light extraction efficiency of the semiconductor light-emitting device 100G may be increased.
Referring to
According to exemplary embodiments of the present inventive concept, the buried insulating layer 136H may be formed using a silicone resin, an epoxy resin, or an acrylic resin. In some embodiments, the buried insulating layer 136H may be a resin layer such as PPA containing a metal oxide such as titanium oxide or aluminum oxide.
According to exemplary embodiments of the present inventive concept, a first wiring pattern 146AH electrically connected to a first connection electrode 144A might not be disposed on the inner wall of the device isolation opening IAH, but may extend, with a relatively small level difference, on the bottom surface of the buried insulating layer 136H. According to exemplary embodiments of the present inventive concept, a first pad 148AH and a second pad 148B (see
A second insulating layer 138 may be further disposed between the buried insulating layer 136H and an adhesive layer 152 and between the first wiring pattern 146AH and the adhesive layer 152. Alternatively, a reflective layer may be further interposed between the insulating liner 134H and the fluorescent layer 174.
A plurality of lenses 178 may be disposed on a fluorescent layer 174 in each pixel region PXU. The edges of the plurality of lenses 178 may contact a partition structure 160 and/or a reflective layer 172 and the sizes of the plurality of lenses 178 may be substantially equal to the area of a pixel region PXU defined by the partition structure 160. As each of the plurality of lenses 178 has a convex upper surface and a convex lower surface, a fluorescent layer 174 in contact with the plurality of lenses 178 may have a concave upper surface.
The plurality of lenses 178 may be fixed by the partition structure 160, and accordingly, an additional optical system (e.g., additional lens) generally disposed outside of the semiconductor light-emitting device 100I may be simplified. Thus, the semiconductor light-emitting device 100I may have a compact size.
Referring to
According to exemplary embodiments of the present inventive concept, the substrate 110 may include a silicon (Si) substrate, a silicon carbide (SiC) substrate, a sapphire substrate, a gallium nitride (GaN) substrate, or the like. The substrate 110 may include a pixel region PXR and a pad region PDR, and the pad region PDR may be formed outside of the pixel region PXR in a plan view to at least partially surround the pixel region PXR.
The light-emitting stack 120 may include a first conductive semiconductor layer 122, an active layer 124, and a second conductive semiconductor layer 126, which are sequentially formed on a first surface 110F1 of the substrate 110.
Referring to
Referring to
Thereafter, a portion of the first insulating layer 132 in the opening E may be removed and a portion of the first insulating layer 132 on the second conductive semiconductor layer 126 may be removed to thereby expose an upper surface of the first conductive semiconductor layer 122 and an upper surface of the second conductive semiconductor layer 126.
A first electrode 142A and a second electrode 142B may be formed on the exposed upper surface of the first conductive semiconductor layer 122 and the exposed upper surface of the second conductive semiconductor layer 126, respectively. A first contact layer including a conductive ohmic material may be further formed between the first electrode 142A and the first conductive semiconductor layer 122, and a second contact layer including a conductive ohmic material may be further formed between the second electrode 142B and the second conductive semiconductor layer 126.
Referring to
Referring to
In the pixel region PXR, the light-emitting stack 120 may be separated into a plurality of light-emitting device structures 120U by the device isolation opening IAH. According to exemplary embodiments of the present inventive concept, a process of forming the device isolation opening JAH may be performed by a blade, but other processes may be used to form the device isolation opening IAH. As shown in
Thereafter, an insulating liner 134 may be formed on the upper surfaces and sidewalls of the plurality of light-emitting device structures 120U and the light-emitting stack 120. The insulating liner 134 may be conformally formed on the inner wall of the device isolation opening IAH and on the inner wall of the pad opening PH, and may contact the first surface 110F1 of the substrate 110 exposed at the bottom of the device isolation opening IAH and the bottom of the pad opening PH.
As one light-emitting device structure 120U is physically and electrically separated from an adjacent light-emitting device structure 120U by the device isolation opening IAH and the insulating liner 134, light emitted from the light-emitting device structure 120U might not be absorbed or penetrated into an adjacent light-emitting device structure 120U, and accordingly, contrast characteristics of the semiconductor light-emitting device 100 may be increased.
Referring to
Thereafter, a first wiring pattern 146A and a second wiring pattern 146B (see
A first pad 148A and a second pad 148B (see
Referring to
As shown in
Thereafter, an adhesive layer 152 may be formed on the buried insulating layer 136 and a support substrate 154 may be attached onto the adhesive layer 152.
Referring to
Referring to
The first partition layer 162 may be disposed to vertically overlap the device isolation opening IAH and a plurality of light-emitting device structures 120U may be respectively disposed in the plurality of pixel spaces PXU. At the bottoms of the plurality of pixel spaces PXU, the upper surface of the first conductive semiconductor layer 122, for example, the first surface 120F1 of the plurality of light-emitting device structures 120U, may be exposed.
In a process described with reference to
Referring to
Referring to
According to exemplary embodiments of the present inventive concept, the fluorescent layer 174 may be formed by applying or dispensing a resin containing fluorescent substance particles dispersed therein into the plurality of pixel spaces PXU. The fluorescent layer 174 may include two or more different kinds of fluorescent substance particles having different size distributions so that the fluorescent substance particles may be uniformly dispersed in each of the plurality of pixel spaces PXU.
Referring to
In a plan view, the second partition layer 164 may be disposed between the plurality of light-emitting device structures 120U and the pad region PDR, and may be disposed to at least partially surround the first partition layer 162. Thus, a partition structure 160 including the first partition layer 162 and the second partition layer 164 may be formed.
By removing a portion of the substrate 110 covering the pad region PDR, the upper surface of the light-emitting stack 120, the upper surface of the first pad 148A, and the upper surface of the second pad 148R in the pad region PDR (see
Next, the mask pattern M11 may be removed.
By the above-described processes, the semiconductor light-emitting device 100 may be formed.
According to exemplary embodiments of the present inventive concept, since the plurality of light-emitting device structures 120U are physically separated from each other by the insulating liner 134 in the device isolation opening IAH, light emitted from each of the plurality of light-emitting device structures 120U may be prevented from being diffused or penetrated into an adjacent light-emitting device structure 120U. In addition, since the partition structure 160 is disposed to vertically overlap the device isolation opening IAH, light emitted from each of the plurality of light-emitting device structures 120U may be prevented from mixing with light emitted from an adjacent light-emitting device structure 120U. Accordingly, the contrast characteristics of the plurality of light-emitting device structures 120U arranged in a matrix form may be increased.
In addition, since a second width W12 of the second partition layer 164 is larger than a first width W11 of the first partition layer 162, a structural stability may be secured in a process of manufacturing a fluorescent material for forming the fluorescent layer 174, or in a use environment of the semiconductor light-emitting device 100.
First, the processes described with reference to
Next, referring to
In a plan view, the first opening 162GH may be disposed between two adjacent light-emitting device structures 120U of the plurality of light-emitting device structures 120U) and may be disposed to vertically overlap the device isolation opening IAH. The second opening 164GH may be disposed along the boundary between the pad region PDR and the pixel region PXR so as to at least partially surround the plurality of light-emitting device structures 120U in a plan view. The first opening 162GH and the second opening 164GH may completely penetrate the substrate 110, and the upper surface of the insulating liner 134 may be exposed at the bottoms of the first opening 162GH and the second opening 164GH.
Referring to
Thereafter, a first partition layer 162G and a second partition layer 164G may be formed by filling the first opening 162GH and the second opening 164GH with a reflective material. The reflective material may be a resin layer such as PPA containing a metal oxide such as titanium oxide or aluminum oxide.
Referring to
According to exemplary embodiments of the present inventive concept, a plurality of pixel spaces PXU may be formed between the first partition layer 162G and the second partition layer 164G after the substrate 110 is removed. The first surface 120F1 of the plurality of light-emitting device structures 120U may be exposed at the bottom of each of the plurality of pixel spaces PXU.
Referring to
According to exemplary embodiments of the present inventive concept, after a mask pattern is formed to cover the light-emitting stack 120 and the first and second pads 148A and 148B on the pad region PDR, the fluorescent layer 174 may be formed by applying a resin containing fluorescent substance particles dispersed therein into a pixel space PXU exposed on the pixel region PXR. In some embodiments, the fluorescent layer 174 may be formed by injecting, by a dispensing method, a resin containing fluorescent substance particles dispersed therein into a pixel space PXU on the pixel region PXR without forming the mask pattern.
Referring to
A lower insulating layer 1030, an inner conductive pattern layer 1040, and an upper insulating layer 1050 may be sequentially stacked on a portion of a base plate 1020, and one or more driving semiconductor chips 1100 may be mounted on a conductive pattern disposed on the upper insulating layer 1050.
An interposer 1080 may be disposed on another portion of the base plate 1020 with an adhesive layer 1070 therebetween, and the semiconductor light-emitting device 100 may be mounted on the interposer 1080. According to exemplary embodiments of the present inventive concept, the interposer 1080 may be the same as a support substrate 154 (see
A heat sink 1140 may be attached to the bottom surface of the base plate 1020 and a thermal interface material (TIM) layer 1150 may be further interposed between the heat sink 1140 and the base plate 1020.
The semiconductor light-emitting devices 100A, 100B, 100C, 100D, 100E, 100F, 100G, 100H, and 100I described with reference to
Referring to
Referring to
The light source module 2110 may be formed to have a flat shape as a whole.
The power supply 2120 may be configured to supply power to the light source module 2110. The housing 2130 may form an accommodation space for accommodating the light source module 2110 and the power supply 2120. The housing 2130 may be formed to have a hexahedral shape with one opened side, but is not limited thereto. The light source module 2110 may be disposed so as to emit light toward the opened side of the housing 2130.
Referring to
The socket 2210 may be configured to be replaceable with an existing lighting apparatus. Power may be supplied to the lighting apparatus 2200 through the socket 2210. The power supply 2220 may be dissembled into a first power supply 2221 and a second power supply 2222. The heat sink 2230 may include an internal heat sink 2231 and an external heat sink 2232. The internal heat sink 2231 may be directly connected to the light source module 2240 and/or the power supply 2220. The internal heat sink 2231 may transmit heat to the external heat sink 2232. The optical unit 2250 may include an internal optical unit and an external optical unit. The optical unit 2250 may be configured to uniformly disperse light emitted by the light source module 2240.
The light source module 2240 may receive power from the power supply 2220 and emit light to the optical unit 2250. The light source module 2240 may include one or more light-emitting device packages 2241, a circuit board 2242, and a controller 2243. The controller 2243 may store driving information of the light-emitting device packages 2241. The light-emitting device packages 2241 may include at least one of the semiconductor light-emitting devices 100, 100A, 100B, 100C, 100D, 100E, 100F, 100G, 100H, and 100I.
Referring to
Locking grooves 2429 may be formed in the cover 2427. The locking protrusions 2411 of the heat sink member 2401 may be hooked to the locking grooves 2429. The positions of the locking grooves 2429 may be exchanged with the positions of the locking protrusions 2411.
The light source module 2421 may include a printed circuit board (PCB) 2419, a light source 2417, and a controller 2415. The controller 2415 may store driving information of the light source 2417. Circuit wirings may be formed on the PCB 2419 so as to operate the light source 2417. In addition, the light source module 2421 may include components for operating the light source 2417. The light source 2417 may include at least one of the semiconductor light-emitting devices 100, 100A, 100B, 100C, 100D, 100E, 100F, 100G, 100H, and 100I described above.
The first and second sockets 2405 and 2423 may be provided as a pair of sockets and may be connected to both ends of a cylindrical cover unit including the heat sink member 2401 and the cover 2427. For example, the first socket 2405 may include an electrode terminal 2403 and a power supply 2407, and the second socket 2423 may include a dummy terminal 2425. In addition, an optical sensor module and/or a communication module may be embedded into the first socket 2405 or the second socket 2423.
The lighting apparatus 2500 of
The communication module 2320 may be mounted on the reflection plate 2310, and a home network communication may be performed through the communication module 2320. For example, the communication module 2320 may be a wireless communication module such as ZIGBEE, developed by Zigbee Alliance (‘ZigBee), Wi-Fi, or an optical wireless communications module such as LIFI, developed by the Li-Fi Consortium (LiFi), and may control an indoor or outdoor lighting apparatus, such as on/off operations or brightness adjustment of the lighting apparatus through a smartphone or a wireless controller, or may control electronic appliances and vehicle systems, such as TVs, refrigerators, air conditioners, doorlock systems, and vehicles. The reflection plate 2310 and the communication module 2320 may be covered by the cover 2330.
Referring to
An LED lamp 3200 included in the network system 3000 may receive information about an ambient environment from a gateway 3100 and control illumination of the LED lamp 3200 itself. Furthermore, the LED lamp 3200 may check and control the operation states of other devices 3300 to 3800 included in the IoT environment based on a visible light communication function of the LED lamp 3200. The LED lamp 3200 may include at least one of the semiconductor light-emitting devices 100, 100A, 100B, 100C, 100D, 100E, 100F, 100G, 100H, and 100I described above. The LED lamp 3200 may be communicably connected to the gateway 3100 by the wireless communication protocol such as WiFi, ZigBee, or LiFi. To this end, the LED lamp 3200 may include at least one lamp communication module 3210.
Ina case where the network system 3000 is applied to the home, the plurality of devices 3300 to 3800 may include electronic appliances 3300, a digital doorlock 3400, a garage doorlock 3500, a lighting switch 3600 installed on a wall, a router 3700 for relaying a wireless communication network, and mobile devices 3800 such as smartphones, tablets, or laptop computers.
In the network system 3000, the LED lamp 3200 may check the operation states of the various devices 3300 to 3800 or automatically control the illumination of the LED lamp 3200 itself according to the ambient environment and conditions by using the wireless communication network (e.g., ZigBee, WiFi, LiFi, etc.) installed at home. In addition, the LED lamp 3200 may control the devices 3300 to 3800 included in the network system 3000 through an LiFi communication using the visible light emitted by the LED lamp 3200.
The LED lamp 3200 may automatically control the illumination of the LED lamp 3200 based on the information about the ambient environment, which is transmitted from the gateway 3100 through the lamp communication module 3210, or the information about the ambient environment, which is collected from a sensor mounted on the LED lamp 3200. For example, the brightness of the LED lamp 3200 may be automatically adjusted according to a kind of a TV program aired on the TV 3310 or a screen brightness of the TV 3310. To this end, the LED lamp 3200 may receive operation information of the TV 3310 from the lamp communication module 3210 connected to the gateway 3100. The lamp communication module 3210 may be integrally modularized with a sensor and/or a controller included in the LED lamp 3200.
For example, after a predetermined time has elapsed since the digital door lock 3400 has been locked in such a state that there is no person at home, it is possible to prevent waste of electricity by turning off the turned-on LED lamp 3200. Alternatively, in a case where a security mode is set through the mobile device 3800 or the like, when the digital doorlock 3400 is locked in such a state that there is no person at home, the LED lamp 3200 may maintain the turned-on state.
The operation of the LED lamp 3200 may be controlled according to information about the ambient environment, which is collected through various sensors connected to the network system 3000. For example, in a case where the network system 3000 is implemented in a building, it is possible to turn on or off the illumination by combining a lighting apparatus, a position sensor, and a communication module within the building, or provide collected information in real time, thus enabling efficient facility management or efficient utilization of unused space.
For example,
The plurality of lighting apparatuses 4120 and 4150 installed in open external spaces such as streets or parts may include smart engines 4130 and 4140, respectively. Each of the smart engines 4130 and 4140 may include a light-emitting device configured to emit light, a driver configured to drive the light-emitting device, a sensor configured to collect information about an ambient environment, and a communication module. The light-emitting device included in the smart engine 4130 and 4140 may include at least one of the semiconductor light-emitting devices 100, 100A, 100B, 100C 100D, 100E, 100F, 100G, 100H, and 100I described above.
The communication module may enable the smart engines 4130 and 4140 to communicate with other peripheral devices in accordance with a communication protocol such as WiFi, ZigBee, or LiFi. One smart engine 4130 may be communicably connected to the other smart engine 4140. In this case, a Wi-Fi mesh network may be applied to the communication between the smart engines 4130 and 4140. At least one smart engine 4130 may be connected to the communication connecting device 4100 connected to the communication network 4190 by a wired/wireless communication.
The communication connecting device 4100 may be an access point (AP) capable of performing wired/wireless communications and may relay a communication between the communication network 4190 and other devices. The communication connecting device 4100 may be connected to the communication network 4190 by at least one of the wired/wireless communication schemes. For example, the communication connecting device 4100 may be mechanically accommodated in one of the lighting apparatuses 4120 and 4150.
The communication connecting device 4100 may be connected to the mobile device 4200 through a communication protocol such as WiFi. A user of the mobile device 4200 may receive information about the ambient environment, which is collected by the plurality of smart engines 4130 and 4140, through a communication connecting device connected to the smart engine 4130 of an adjacent lighting apparatus 4120. The information about the ambient environment may include neighboring traffic information, road information, weather information, and the like. The mobile device 4200 may be connected to the communication network 4190 through the communication base station 4180 by a wireless cellular communication scheme such as a 3G or 4G communication scheme.
The server 4160 connected to the communication network 4190 may receive information collected by the smart engines 4130 and 4140 respectively mounted on the lighting apparatuses 4120 and 4150 and may monitor the operation states of the lighting apparatuses 4120 and 4150. The server 4160 may be connected to the computer 4170 that provides a management system, and the computer 4170 may execute software capable of monitoring and managing the operation states of the smart engines 4130 and 4140.
While the inventive concept has been particularly shown and described with reference to embodiments thereof, it will be understood that various changes in form and details may be made therein without departing from the spirit and scope of the present disclosure.
Number | Date | Country | Kind |
---|---|---|---|
10-2018-0046290 | Apr 2018 | KR | national |
This application is a Continuation of co-pending U.S. patent application Ser. No. 16/290,351, filed on Mar. 1, 2019, which claims the benefit of, and priority to, Korean Patent Application No. 10-2018-0046290, filed on Apr. 20, 2018 in the Korean Intellectual Property Office, the disclosures of which are herein incorporated by reference in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
6372608 | Shimoda et al. | Apr 2002 | B1 |
6645830 | Shimoda et al. | Nov 2003 | B2 |
RE38466 | Inoue et al. | Mar 2004 | E |
6818465 | Biwa et al. | Nov 2004 | B2 |
6818530 | Shimoda et al. | Nov 2004 | B2 |
6858081 | Biwa et al. | Feb 2005 | B2 |
6900856 | Kim | May 2005 | B2 |
6967353 | Suzuki et al. | Nov 2005 | B2 |
7002182 | Okuyama et al. | Feb 2006 | B2 |
7084420 | Kim et al. | Aug 2006 | B2 |
7087932 | Okuyama et al. | Aug 2006 | B2 |
7154124 | Han et al. | Dec 2006 | B2 |
7208725 | Sherrer et al. | Apr 2007 | B2 |
7288758 | Sherrer et al. | Oct 2007 | B2 |
7319044 | Han et al. | Jan 2008 | B2 |
7501656 | Han et al. | Mar 2009 | B2 |
7709857 | Kim et al. | May 2010 | B2 |
7759140 | Lee et al. | Jul 2010 | B2 |
7781727 | Sherrer et al. | Aug 2010 | B2 |
7790482 | Han et al. | Sep 2010 | B2 |
7940350 | Jeong | May 2011 | B2 |
7959312 | Yoo et al. | Jun 2011 | B2 |
7964881 | Choi et al. | Jun 2011 | B2 |
7985976 | Choi et al. | Jul 2011 | B2 |
7994525 | Lee et al. | Aug 2011 | B2 |
8008683 | Choi et al. | Aug 2011 | B2 |
8013352 | Lee et al. | Sep 2011 | B2 |
8049161 | Sherrer et al. | Nov 2011 | B2 |
8129711 | Kang et al. | Mar 2012 | B2 |
8179938 | Kim | May 2012 | B2 |
8263987 | Choi et al. | Sep 2012 | B2 |
8324646 | Lee et al. | Dec 2012 | B2 |
8399944 | Kwak et al. | Mar 2013 | B2 |
8432511 | Jeong | Apr 2013 | B2 |
8459832 | Kim | Jun 2013 | B2 |
8502242 | Kim | Aug 2013 | B2 |
8536604 | Kwak et al. | Sep 2013 | B2 |
8735931 | Han et al. | May 2014 | B2 |
8766295 | Kim | Jul 2014 | B2 |
9091415 | Bessho et al. | Jul 2015 | B2 |
9182831 | Iwata et al. | Nov 2015 | B2 |
9257416 | Akimoto | Feb 2016 | B2 |
9362718 | Yang et al. | Jun 2016 | B2 |
9825067 | Rhee | Nov 2017 | B2 |
9905543 | Yeon et al. | Feb 2018 | B2 |
9905739 | Chung et al. | Feb 2018 | B2 |
9954028 | Yeon | Apr 2018 | B2 |
10115875 | Kurimoto | Oct 2018 | B2 |
10230021 | Kim et al. | Mar 2019 | B2 |
10573632 | Yeon | Feb 2020 | B2 |
10770442 | Zini | Sep 2020 | B2 |
10797040 | Yeon | Oct 2020 | B2 |
10818649 | Sa | Oct 2020 | B2 |
10998375 | Lee | May 2021 | B2 |
11018276 | Kim | May 2021 | B2 |
11060689 | Kwon | Jul 2021 | B2 |
11302743 | Kwon et al. | Apr 2022 | B2 |
11695031 | Lee | Jul 2023 | B2 |
11735698 | Hyun | Aug 2023 | B2 |
20050127838 | Amano | Jun 2005 | A1 |
20050140282 | Park | Jun 2005 | A1 |
20060140282 | Park et al. | Jun 2006 | A1 |
20060145607 | Kim | Jul 2006 | A1 |
20070069235 | Ueno et al. | Mar 2007 | A1 |
20080048551 | Kijima | Feb 2008 | A1 |
20080297042 | Ahn | Dec 2008 | A1 |
20090114937 | Kawakubo | May 2009 | A1 |
20090200070 | Kato | Aug 2009 | A1 |
20100091947 | Niu | Apr 2010 | A1 |
20100195314 | Shinkai | Aug 2010 | A1 |
20100289977 | Liu | Nov 2010 | A1 |
20100302218 | Bita | Dec 2010 | A1 |
20110096255 | Rho | Apr 2011 | A1 |
20110096256 | Rho et al. | Apr 2011 | A1 |
20120032218 | Choi | Feb 2012 | A1 |
20120074438 | Hwang | Mar 2012 | A1 |
20120087108 | Ke | Apr 2012 | A1 |
20130168704 | Huang | Jul 2013 | A1 |
20130242372 | Park | Sep 2013 | A1 |
20130250498 | Shon | Sep 2013 | A1 |
20130320334 | Yamazaki | Dec 2013 | A1 |
20140022622 | Park | Jan 2014 | A1 |
20140054638 | Lester et al. | Feb 2014 | A1 |
20140284590 | Nakazawa | Sep 2014 | A1 |
20140315342 | Edura | Oct 2014 | A1 |
20150028303 | Kim | Jan 2015 | A1 |
20150171372 | Iwata et al. | Jun 2015 | A1 |
20170018538 | Tiwari | Jan 2017 | A1 |
20170033268 | Lee | Feb 2017 | A1 |
20170068140 | Hayashi | Mar 2017 | A1 |
20170133563 | Chung | May 2017 | A1 |
20170141176 | Im | May 2017 | A1 |
20170236866 | Lee | Aug 2017 | A1 |
20170250316 | Yeon | Aug 2017 | A1 |
20170260316 | Yeon et al. | Aug 2017 | A1 |
20170263591 | Abe | Sep 2017 | A1 |
20170286044 | Kim et al. | Oct 2017 | A1 |
20170309789 | Kurimoto | Oct 2017 | A1 |
20170309798 | Bonar | Oct 2017 | A1 |
20170330905 | Tak | Nov 2017 | A1 |
20170338212 | Kuo | Nov 2017 | A1 |
20170358624 | Takeya | Dec 2017 | A1 |
20180012949 | Takeya | Jan 2018 | A1 |
20180019384 | Abe | Jan 2018 | A1 |
20180045866 | Chae | Feb 2018 | A1 |
20180047880 | Lim | Feb 2018 | A1 |
20180053882 | Cheng | Feb 2018 | A1 |
20180083156 | Mezouari | Mar 2018 | A1 |
20180083166 | Mezouari et al. | Mar 2018 | A1 |
20180088404 | Chae | Mar 2018 | A1 |
20180151120 | Kim | May 2018 | A1 |
20180166424 | Sim | Jun 2018 | A1 |
20180287099 | Uchida | Oct 2018 | A1 |
20190006327 | Kang | Jan 2019 | A1 |
20190019786 | Kim | Jan 2019 | A1 |
20190067379 | Uchida | Feb 2019 | A1 |
20190067533 | Chen | Feb 2019 | A1 |
20190140212 | Park | May 2019 | A1 |
20190206849 | Jang | Jul 2019 | A1 |
20190207150 | Kwon | Jul 2019 | A1 |
20190259922 | Hsieh | Aug 2019 | A1 |
20190273179 | Iguchi | Sep 2019 | A1 |
20190288049 | Takeya | Sep 2019 | A1 |
20190312184 | Otto | Oct 2019 | A1 |
20190326349 | Kwon | Oct 2019 | A1 |
20190355880 | Göötz | Nov 2019 | A1 |
20190371774 | Zini | Dec 2019 | A1 |
20190371779 | Yeon | Dec 2019 | A1 |
20190378873 | Lee | Dec 2019 | A1 |
20200011518 | Ko | Jan 2020 | A1 |
20200025351 | Kwon | Jan 2020 | A1 |
20200075665 | Park | Mar 2020 | A1 |
20200119101 | Lee | Apr 2020 | A1 |
20200135706 | Sa | Apr 2020 | A1 |
20200144444 | Kim | May 2020 | A1 |
20200152694 | Lee | May 2020 | A1 |
20200194417 | Yeon | Jun 2020 | A1 |
20200199101 | Liu et al. | Jun 2020 | A1 |
20200243736 | Zhang | Jul 2020 | A1 |
20200279879 | Lee et al. | Sep 2020 | A1 |
20200279979 | Lee | Sep 2020 | A1 |
20200295224 | Yanagawa | Sep 2020 | A1 |
20200310594 | Yang | Oct 2020 | A1 |
20200373284 | Jang | Nov 2020 | A1 |
20210028327 | Lin | Jan 2021 | A1 |
20210202800 | Jung | Jul 2021 | A1 |
20210217739 | Lee | Jul 2021 | A1 |
20210248466 | Yang et al. | Aug 2021 | A1 |
20210249466 | Yang | Aug 2021 | A1 |
20210265420 | Itou | Aug 2021 | A1 |
20210265540 | Itou | Aug 2021 | A1 |
20210313303 | Takeya | Oct 2021 | A1 |
20210366980 | Lee | Nov 2021 | A1 |
20210366981 | Yeon | Nov 2021 | A1 |
20210366982 | Lee | Nov 2021 | A1 |
20210367121 | Kim | Nov 2021 | A1 |
20220115565 | Kim | Apr 2022 | A1 |
20220209077 | Hyun | Jun 2022 | A1 |
20220238597 | Kwon | Jul 2022 | A1 |
Number | Date | Country |
---|---|---|
106558597 | Apr 2017 | CN |
107134469 | Sep 2017 | CN |
H 07-37511 | Feb 1995 | JP |
2007-095998 | Apr 2007 | JP |
2015064391 | Apr 2015 | JP |
10-2014-0099066 | Aug 2014 | KR |
10-2017-0054054 | May 2017 | KR |
10-2017-0100999 | Sep 2017 | KR |
Number | Date | Country | |
---|---|---|---|
20220238597 A1 | Jul 2022 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16290351 | Mar 2019 | US |
Child | 17658960 | US |