"Producing Integrated Circuits from a Circuit Logic Input" by Bilous et al., IBM Technical Disclosure Bulletin, vol. 13, No. 5, Oct. 1970, pp. 1084-1089. |
"PRO--An Automatic String Placement Program for Polycell Layout", Proceedings of the 13th Design Automation Workshop, 1976, G. Persky, pp. 417-424. |
"A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation", Proceedings of the 16th Design Automation Workshop, Jun. 1979, U. Lauther, pp. 1-10. |
"An Iterative Algorithm for Placement and Assignment of Integrated Circuits", Proceedings of the 12th Design Automation Workshop, 1975, D. C. Schmidt and L. E. Druffel, pp. 361-368. |
"A Placement Capability Based on Partitioning", Proceedings of the 16th Design Automation Workshop, 1979, L. I. Corrigan pp. 406-413. |
"Min-Cut Placement", J. Design Automation & Fault Tolerant Computing 1(4), Oct. 1977, M. A. Breuer, pp. 343-362. |
"A Proper Model for the Partitioning of Electrical Circuits", Proceedings of the 9th Design Automation Workshop, 1972, D. G. Schweikert and B. W. Kernighan, pp. 57-62. |
"An Efficient Heuristic Procedure for Partitioning Graphs", Bell System Technical Journal 49(2), 1970, B. W. Kernighan and S. Lin, pp. 291-308. |
"Net Wiring for Large Scale Integrated Circuits", IBM Technical Report RC 1375, Feb. 1965, M. Hanan, pp. 1-17. |
"A Linear-Time Heuristic for Improving Network Partitions", Proceedings of the 19th Design Automation Workshop, 1982, C. M. Fiduccia and R. M. Mattheyses, pp. 175-181. |