1. Field of the Invention
The present invention relates to a plasma display panel, and more particularly, to a plasma display apparatus and driving method thereof, in which they can enhance the capability of representing low gray levels.
2. Background of the Related Art
A plasma display panel (hereinafter referred to as a “PDP”) displays images including characters or graphics by light-emitting phosphors with ultraviolet of 147 nm generated during the discharge of a mixed inert gas such as He+Xe, Ne+Xe or He+Ne+Xe. This PDP can be easily made thin and large, and it can provide greatly increased image quality with the recent development of the relevant technology. More particularly, a three-electrode AC surface discharge type PDP has advantages of lower voltage driving and longer product lifespan since wall charges are accumulated on a surface upon discharge and electrodes are protected from sputtering generated by a discharge.
Referring to
The transparent electrodes 12Y, 12Z are generally formed of Indium Tin Oxide (ITO) and are formed on a bottom surface of the upper substrate 10. The metal bus electrodes 13Y, 13Z are generally formed of metal such as chromium (Cr) and are formed on the transparent electrodes 12Y, 12Z. The metal bus electrodes 13Y, 13Z serve to reduce a voltage drop caused by the transparent electrodes 12Y, 12Z having high resistance. On the bottom surface of the upper substrate 10 in which the scan electrodes Y and the sustain electrodes Z are formed parallel to each other is laminated an upper dielectric layer 14 and a protection layer 16. Wall charges generated during the discharge of plasma are accumulated on the upper dielectric layer 14. The protection layer 16 functions to prevent the upper dielectric layer 14 from being damaged by sputtering generated during the discharge of plasma and also to improve emission efficiency of secondary electrons. Magnesium oxide (MgO) is generally used as the protection layer 16.
A lower dielectric layer 22 and barrier ribs 24 are formed on the lower substrate 18 in which the address electrodes X are formed. A phosphor layer 26 is coated on the surfaces of the lower dielectric layer 22 and the barrier ribs 24. The address electrodes X are formed to cross the scan electrodes Y and the sustain electrodes Z. The barrier ribs 24 are formed parallel to the address electrodes X and function to prevent ultraviolet generated by a discharge and a visible ray from leaking to neighboring discharge cells. The phosphor layer 26 is excited with an ultraviolet generated during the discharge of plasma to generate any one visible ray of red, green and blue. An inert mixed gas is injected into discharge spaces provided between the upper substrate 10 and the barrier ribs 24 and between the lower substrate 18 and the barrier ribs 24.
The PDP is time driven with one frame being divided into several subfields having a different number of emissions in order to implement gray levels of an image. Each of the sub fields is divided into a reset period for initializing the entire screen, an address period for selecting a scan line and selecting a cell from the selected scan line, and a sustain period for implementing gray levels according to a discharge number.
The reset period is divided into a set-up period where a ramp-up waveform is applied, and a set-down period where a ramp-down waveform is applied. For example, if it is sought to display an image with 256 gray levels, a frame period (16.67 ms) corresponding to 1/60 seconds is divided into eight subfields (SF1 to SF8), as shown in
Referring to
In a set-up period of the reset period, a ramp-up waveform (Ramp-up) is applied to the entire scan electrodes Y at the same time. The ramp-up waveform (Ramp-up) causes a weak discharge to be generated in the cells of the entire screen, so that wall charges are generated in the cells. In a set-down period, after the ramp-up waveform (Ramp-up) is applied, a ramp-down waveform (Ramp-down), which falls from a positive (+) voltage lower than a peak voltage of the ramp-up waveform (Ramp-up), is applied to the scan electrodes Y at the same time. The ramp-down waveform (Ramp-down) generates a weak erase discharge within the cells, thus erasing unnecessary charges, such as wall charges generated by the set-up discharge and spatial discharges, and causing wall charges necessary for an address discharge to uniformly remain within the cells.
In the address period, while a negative (−) scan pulse is sequentially applied to the scan electrodes Y, a positive (+) data pulse (Data) is applied to the address electrodes X. As a voltage difference between the scan pulse (Scan) and the data pulse (Data) and a wall voltage generated in the reset period are added, an address discharge is generated within the cells to which the data pulse (Data) is applied. Wall charges are generated within cells selected by the address discharge.
Meanwhile, during the set-down period and the address period, a positive (+) sustain voltage (Vs) is applied to the sustain electrodes Z.
In the sustain period, a sustain pulse (Sus) is alternately applied to the scan electrodes Y and the sustain electrodes Z. A sustain discharge is generated in surface discharge form between the scan electrodes Y and the sustain electrodes Z in cells selected by the address discharge whenever the sustain pulse (Sus) is applied as the wall voltage within the cell and the sustain pulse (Sus) are added. The sustain period is a period, which is essentially included in the entire subfields for the purpose of a discharge for gray level representation. Gray level representation is performed through a discharge of subfields whose luminance weight is different. For example, to represent the minimum luminance not black, only a subfield having the lowest weight is discharged.
Referring to
The driving waveform shown in
Referring to
Furthermore, “Vtxy” in a counter discharge region of a quadrant 1 of the voltage curve graph indicates a voltage in which a discharge begins between the address electrodes X and the scan electrodes Y. In other words, the straight line indicating the counter discharge region of the quadrant I of the voltage curve graph is decided as a length as much as a voltage in which a discharge begins between the address electrodes X and the scan electrodes Y. In addition, “Vtzy” in the surface discharge region of the quadrant 1 of the voltage curve graph indicates a voltage in which a discharge begins the sustain electrodes Z and the scan electrodes Y. In the same manner, each of “Vtxz, Vtzx, Vtyz and Vtyx” indicates a discharge firing voltage between the electrodes.
In the case where the driving waveform of
After the sustain discharge is generated, the wall voltage is located in the quadrant 1 of the graph as shown in
After the sustain period, a ramp-up waveform is applied in an initial stage of the reset period.
Referring to
The fact that the cell voltage is moved along the boundary value of he surface discharge region, as described above, means that a discharge has been generated. The wall voltage is changed from the location A1 to the location C1 with a slope of ½ due to generation of wall charges.
Meanwhile, if the cell voltage that is varied along the boundary value of the surface discharge region of the quadrant 3 reaches a point F, i.e., the discharge firing voltage between the scan electrodes Y and the sustain electrodes Z, a counter discharge is generated between the scan electrodes Y and the address electrodes X.
While the ramp-up waveform is applied to the scan electrodes Y, the cell voltage is moved along the boundary surface of the counter discharge region between the scan electrodes Y and the sustain electrodes Z past the point F and is changed to the point A2. From a time point where the counter discharge is generated, the surface discharge and the counter discharge are generated at the same time in the discharge space. Since wall charges are also formed in the address electrodes X, the wall voltage is changed from the location C1 to the location C2 with a slope of 1.
Referring to
In accordance with the method of driving the PDP in the related art, not only a sustain discharge calculated in the gray level representation is essential even in the process of representing the minimum gray level, but also a discharge is also generated in the address period and the reset period. As can be seen from the optical waveform shown in
Accordingly, an object of the present invention is to solve at least the problems and disadvantages of the background art.
It is an object of the present invention to provide a plasma display apparatus and driving method thereof, in which the capability of representing low gray levels can be improved.
A plasma display apparatus according to the present invention comprises a PDP including a plurality of scan electrodes and a sustain electrodes formed parallel with each other on an upper substrate, and a plurality of address electrodes crossing the scan electrodes and the sustain electrode on the lower substrate, wherein a discharge cell formed at the intersection of the electrodes is driven with it being time-divided into a plurality of subfields, and a controller that applies a reset pulse for initializing the discharge cell and a scan pulse for selecting the discharge cell to the scan electrodes, whereas a sustain pulse for generating a sustain discharge is omitted, in an nth subfield having the lowest brightness value, and applies a low gray level reset pulse to the scan electrodes in a (n+1)th subfield.
In accordance with a method of driving a PDP according to the present invention, a sustain period of a subfield having the lowest brightness value is omitted, and gray levels of the lowest brightness value are represented using the amount of light generated in an address period and the amount of light generated in a reset period of a next subfield. It is thus possible to enhance the capability of representing low gray levels.
The invention will be described in detail with reference to the following drawings in which like numerals refer to like elements.
Preferred embodiments of the present invention will be described in a more detailed manner with reference to the drawings.
Preferred embodiments of the present invention will be described with reference to FIGS. 10 to 19.
Referring to
In the nth subfield, in a set-up period, a ramp-up waveform (Ramp-Up) whose voltage value gradually rises from a positive sustain voltage is applied to the scan electrodes Y. The ramp-up waveform (Ramp-Up) is applied up to a voltage value higher than a discharge firing voltage of the scan electrodes Y and sustain electrodes Z. The ramp-up waveform (Ramp-Up) applied to the scan electrodes Y causes a discharge to be generated between the scan electrodes Y and the sustain electrodes Z, which have a surface discharge firing voltage value lower than a counter discharge firing voltage. As a surface discharge is generated, wall charges are formed between the scan electrodes Y and the sustain electrodes Z. That is, negative (−) wall charges are formed in the scan electrodes Y and positive (+) wall charges are formed in the sustain electrodes Z. As wall charges having an opposite polarity to that of the ramp-up waveform (Ramp-Up) (i.e., an external application voltage) is formed between the sustain electrodes pairs, a cell voltage falls less than the discharge firing voltage. If the cell voltage becomes the discharge firing voltage as the ramp-up waveform (Ramp-Up) is continuously applied, wall charges are further formed while a discharge is generated. While this process is repeated, a value of the cell voltage has no change near the discharge firing voltage while the ramp-up waveform is applied, and wall charges are increasingly formed.
Furthermore, a ramp-up waveform higher than a discharge firing voltage is practically applied between the scan electrodes Y and the address electrodes X. Therefore, if the ramp-up waveform reaches a counter discharge firing voltage value, a discharge begins and wall charges are formed between the scan electrodes Y and the address electrodes X. That is, negative (−) wall charges are further formed in the scan electrodes Y and a small amount of positive (+) wall charges is formed in the address electrodes X.
As a result, after the set-up period is completed, a large amount of negative (−) wall charges are formed in the scan electrodes Y and positive (+) wall charges are formed in the sustain electrodes Z and the address electrodes X, in the discharge cell, as shown in
In a set-down period subsequent the set-up period, a ramp-down waveform (Ramp-Down) whose voltage gradually drops from the sustain voltage to a negative voltage is applied to the scan electrodes Y. While the ramp-down waveform is applied, cells in which the sum of an external application voltage and a wall voltage has reached the discharge firing voltage with wall charge conditions being different every discharge cell start a discharge. In the process in which the ramp-down waveform is applied up to negative voltage, a discharge begins when a difference in a wall voltage by the negative wall charges formed in the scan electrodes Y and positive wall charges formed in the sustain electrodes Z and the sum of the negative voltages applied to the scan electrodes Y reach the discharge firing voltage. While positive (+) wall charges are formed in the scan electrodes Y, the amount of existing negative (−) wall charges is reduced. While negative (−) wall charges are formed in the sustain electrodes Z, positive (+) wall charges, which was a small amount, are erased, and a small amount of negative (−) wall charges is formed.
As a result, in the entire cells, a small amount of negative (−) wall charges is formed in the scan electrodes Y and wall charges are rarely formed in the sustain electrodes Z, by means of the discharge up to the set-down period, as shown in
In other words, a higher electrical potential is formed in the sustain electrodes Z between the scan electrodes Y and the sustain electrodes Z and a higher electrical potential is formed in the address electrodes X between the address electrodes X and the sustain electrode pair, so that the wall voltage is adjusted to the quadrant 1 on the discharge curve.
Referring to
In the start period of an (n+1)th subfield (i.e., a next subfield) subsequent to the nth address period, a ramp-up waveform that gradually rises from a ground voltage is applied. The ramp-up waveform (Ramp-Up) is applied up to Vy, i.e., a voltage value higher than the discharge firing voltage between the scan electrodes Y and the sustain electrodes Z. The cell voltage located at the point C1 is moved in the Y(+) direction due to the application of the ramp-up waveform (Ramp-Up), as shown in
The cell voltage is change along the counter discharge region between the scan electrodes Y and the address electrodes X while passing through the point F. While the cell voltage is changed along the counter discharge region while passing through the point F, both the surface discharge and the counter discharge are generated in the discharge cell and the wall voltage is changed from the point C2 to the point C3.
The cell voltage that has moved to the point A2 by the ramp-up waveform (Ramp-Up) applied in the set-up period is moved in the Y(−) direction by the ramp-down waveform (Ramp-Down) applied in the set-down period, as shown in
As described above, the low gray level representation method of the PDP according to the present invention can obviate an amount of light by a sustain discharge (i.e., a strong discharge) by omitting the sustain period of the nth subfield having the lowest brightness value. Instead, since the minimal luminance is represented using an address discharge (i.e., a weak discharge) and an amount of light generated in the reset period of the (n+1)th subfield, the capability of representing low gray levels can be increased. Though the intensity of illumination is 3cd or higher in when representing the minimum gray level in the existing method of driving a PDP, representation of the minimum gray level in accordance with the driving method of a PDP of the present invention can represent the intensity of illumination of 1cd. The driving method of a PDP of the present invention can also improve the contrast ratio by increasing the capability of representing low gray levels.
Referring to
In the present embodiment, the same construction as that of the aforementioned embodiment will not be described.
The present embodiment comprises the steps of applying a ramp waveform in which a ramp-up waveform (Ramp-Up) applied in a (n+1)th subfield period subsequent to an nth subfield period having the lowest brightness value rises from a ground voltage to a sustain voltage value, sustaining the sustain voltage value, and applying a ramp waveform that rises from the sustain voltage value to Vy, i.e., a voltage value higher than a discharge firing voltage between the scan electrodes Y and the sustain electrodes Z. The ramp-up waveform applied in the present embodiment is not substantially different-from the ramp waveform that consecutively rises from the ground voltage to Vy in the first embodiment from a functional viewpoint of the driving waveform. However, the driving waveform according to the second embodiment can simplify the construction of a circuit for implementing it. That is, the ramp waveform that rises to Vy can be implemented by applying a ramp waveform up to a sustain voltage value using a sustain voltage source and adding a voltage value to the voltage value.
Referring to
After the address period of the nth subfield having the lowest brightness value is completed, a set-up period of a (n+1)th subfield, i.e., a subsequent subfield is completed. A wall voltage of a discharge cell is located at a point C3 shown in
However, each discharge cell has a different cell condition. The cell condition of the discharge cell may be caused by a panel characteristic formed in its manufacturing or may be caused by the irregularity of conditions of wall charges depending on a discharge number and an amount of the discharge cell. To make regular these irregular conditions, wall charge conditions are made regular during the reset period. However, the entire cells are not substantially regular.
Therefore, in the low gray level representation method of a PDP according to the third embodiment, the method of applying the positive voltage to the sustain electrodes in the set-down period of the (n+1)th subfield subsequent to the nth subfield having the lowest brightness value comprises the steps of floating a voltage of the sustain electrodes Z in the latter half of the set-up period, and applying a square wave of a sustain voltage value to the sustain electrodes Z. If the voltage is applied with it being floated without directly applying the square wave of the sustain voltage value, a strong discharge can be prevented from occurring when the set-up period is changed to the set-down period depending on a panel characteristic. It is thus possible to prevent an erroneous discharge.
Referring to
In the present embodiment, a method of applying a positive voltage to the sustain electrodes when a set-up period is changed to a set-down period comprises the steps of applying a ramp-up waveform (Ramp-Up), i.e., a sub rising waveform in the latter half of the set-up period, and applying a square wave of a sustain voltage value at the start point of the set-down period.
As the ramp-up waveform (Ramp-Up), i.e., a sub rising waveform is applied in the latter half of the set-up period, generation of a strong discharge can be prevented and an erroneous discharge can be prevented accordingly, as in the third embodiment.
The ramp-up waveform (Ramp-Up) applied in the latter half of the set-up period is set to have a slope that can prevent generation of a strong discharge.
The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.
Number | Date | Country | Kind |
---|---|---|---|
10-2004-0108450 | Dec 2004 | KR | national |
This Nonprovisional application claims priority under 35 U.S.C. § 119(a) on Patent Application No. 10-2004-0108450 filed in Republic of Korea on Dec. 18, 2004, the entire contents of which are hereby incorporated by reference.