This application makes reference to, incorporates the same herein, and claims all benefits accruing under 35 U.S.C. §119 from an application for PLASMA DISPLAY PANEL AND MANUFACTURING METHOD THEREOF earlier filed in the Korean Intellectual Property Office on 29 Nov. 2003 and there duly assigned Serial No. 2003-86137.
1. Field of the Invention
The present invention relates to a plasma display panel (PDP) and a method for manufacturing the same. More particularly, the present invention relates to a manufacturing method of a PDP in which align marks are maintained in a discernible state, and to a PDP made using the manufacturing method.
2. Description of the Related Art
A PDP is a display device that realizes the display of images through excitation of phosphors by plasma discharge. That is, predetermined voltages are applied between two electrodes mounted in a discharge region of the PDP to thereby effect plasma discharge therebetween. Ultraviolet rays generated during plasma discharge excite phosphor layers that are formed in a predetermined pattern, thereby realizing the display of images. The different types of PDPs include the AC-PDP, DC-PDP, and hybrid PDP.
A conventional PDP includes a lower substrate and an upper substrate provided opposing one another with a predetermined gap (i.e., discharge gap) therebetween. A plurality of address electrodes are formed on a surface of the lower substrate opposing the upper substrate. The address electrodes are formed in a stripe pattern substantially along the Y direction. A dielectric layer is formed on the lower substrate covering the address electrodes, and a plurality of barrier ribs are formed on the dielectric layer. The barrier ribs define discharge cells, maintain the discharge gap, and prevent crosstalk between the discharge cells. A phosphor layer is formed between each adjacent pair of the barrier ribs covering the dielectric layer therebetween and side walls of the barrier ribs.
Formed on a surface of the upper substrate opposing the lower substrate are a plurality of display electrodes. The display electrodes are formed substantially along the X direction, that is, substantially along a direction perpendicular to the address electrodes. A dielectric layer and an MgO protection layer are formed on the upper substrate covering the display electrodes.
During manufacture of the PDP, align marks are formed and used as reference points in aligning the lower and upper substrates prior to sealing together the same, and in performing an exposure process. An electrode paste is typically used for the formation of the align marks during the formation of bus electrode (i.e., the display electrodes) in the case of the upper substrate, while an electrode paste is typically used for the formation of the align marks during the formation of the address electrodes in the case of the lower substrate. In recent times, however, a laser has been employed to form the align marks.
It is preferable that none of the elements of the PDP (or portions thereof) are positioned over the align marks in order to ensure full visibility of the align marks. Accordingly, a screen mask must be used during manufacture of the dielectric layers that does not leave the align marks exposed in order to ensure that the dielectric paste is not deposited on the align marks.
However, during drying and baking of the dielectric paste, the align marks, which are exposed during these processes, become oxidized and discolored. This makes the align marks unclear, and therefore causes difficulties in the alignment of the lower and upper substrates.
In accordance with the present invention, a plasma display panel is provided that includes align marks which are protected from external heat during the formation of a dielectric layer, and, at the same time, are easily discernible during alignment.
It is another object to provide during formation of the dielectric layer on the substrate of the plasma display panel according to the present invention, a new process utilizing a coater or lamination sheet being introduced such that, ultimately, discharge characteristics are improved, and, at the same time, the align marks are prevented from undergoing oxidation and discoloration, thereby making the processes involved in manufacture of the plasma display panel easier.
It is yet another object to provide the dielectric paste being deposited on the substrate covering the align marks, accommodating the oxidation and discoloration of the align marks being prevented during drying and baking of the dielectric layer, thereby preventing a situation where the align marks are difficult to discern and accordingly, sealing of the front substrate and the rear substrate is made easy.
It is still another object by forming a transparent dielectric layer on the front substrate of the plasma display panel, the align marks are easily visible through the dielectric layer.
It is another object to provide the dielectric layer formed using a coater or lamination sheet accommodating the dielectric layer being realized as a single layer to make the align marks even more discernible.
A method for manufacturing a plasma display panel includes forming electrodes on a substrate along one direction, and forming align marks on edges of the substrate; depositing a dielectric paste on the substrate covering the align marks; drying the dielectric paste; and baking the dielectric paste to thereby form a dielectric layer.
In the step of depositing the dielectric paste, a coater is used to deposit the dielectric paste.
In the step of depositing the dielectric paste, the dielectric paste is deposited in the form of a lamination sheet.
In the step of forming electrodes, the electrodes are display electrodes.
In the step of forming the dielectric layer, the dielectric layer is formed as a single layer, and is realized by a transparent dielectric material.
The plasma display panel includes a front substrate and a rear substrate mounted opposing one another; align marks formed in proximity to edges in a region where the front substrate and the rear substrate oppose one another and overlap; and an align mark protection layer formed on the front substrate covering the align marks.
The plasma display panel further includes electrodes formed adjacent to the front substrate, and a dielectric layer formed on the front substrate covering the electrodes. The align mark protection layer is formed of the same material as the dielectric layer.
The align mark protection layer is formed integrally with the dielectric layer, and is realized by a transparent dielectric layer.
A more complete appreciation of the invention, and many of the attendant advantages thereof, will be readily apparent as the same becomes better understood by reference to the following detailed description when considered in conjunction with the accompanying drawings in which like reference symbols indicate the same or similar components, wherein:
Turning now to the drawings,
Formed on a surface of the upper substrate 113 opposing the lower substrate 111 are a plurality of display electrodes 117. The display electrodes 117 are formed substantially along the X direction, that is, substantially along a direction perpendicular to the address electrodes 115. A dielectric layer 121 and an MgO protection layer 127 are formed on the upper substrate 113 covering the display electrodes 117.
During manufacture of the PDP, align marks are formed and used as reference points in aligning the lower and upper substrates 111, 113 prior to sealing together the same, and in performing an exposure process. An electrode paste is typically used for the formation of the align marks during the formation of bus electrode (i.e., the display electrodes 117) in the case of the upper substrate 113, while an electrode paste is typically used for the formation of the align marks during the formation of the address electrodes 115 in the case of the lower substrate 111. In recent times, however, a laser has been employed to form the align marks.
It is preferable that none of the elements of the PDP (or portions thereof) are positioned over the align marks in order to ensure full visibility of the align marks. Accordingly, a screen mask must be used during manufacture of the dielectric layers 119, 121 that does not leave the align marks exposed in order to ensure that the dielectric paste is not deposited on the align marks.
However, during drying and baking of the dielectric paste, the align marks, which are exposed during these processes, become oxidized and discolored. This makes the align marks unclear, and therefore causes difficulties in the alignment of the lower and upper substrates 111, 113.
Exemplary embodiments of the present invention will now be described in detail with reference to the drawings.
With reference to
Although not shown, a rear substrate of the plasma display panel is mounted opposing the front substrate 11. A plurality of address electrodes (not shown) are formed on a surface of the rear substrate opposing the front substrate 11 along a direction substantially perpendicular to the direction along which the display electrodes 19 are extended (i.e., substantially along the Y direction in the drawing of
A pixel is formed at each area where the address electrodes intersect the display electrodes 19, and the combination of all the formed electrodes forms a display region. That is, the display region is realized by the intersection of the address electrodes and the display electrodes 19 in the area where the front substrate 11 and the rear substrate overlap, and is an area where display discharge takes place by the application of drive voltages to these electrodes.
Although not shown, a plurality of barrier ribs are formed in the display region. The barrier ribs define each of the pixels into individual discharge cells, and support the front substrate 11 and the rear substrate. Phosphors that generate visible light are deposited in the discharge cells.
With reference to
In the plasma display panel according to the exemplary embodiment of the present invention, the application of a drive signal is received from the display electrodes to thereby effect address discharge between the address electrodes and form a wall charge on the dielectric layer. A sustain discharge is affected between a pair of display electrodes selected by the address discharge by an alternating signal supplied alternatingly to the display electrodes. Accordingly, a discharge gas filled in a discharge space formed by the discharge cells is excited, and generates ultraviolet rays. Visible light is generated through the excitation of the phosphors by the ultraviolet rays to thereby realize the formation of images.
In the preferred embodiment of the present invention, the align marks 15 are formed along edges of the front substrate of the plasma display panel during the formation of the display electrodes 19. The align marks 15 are shown in
In the preferred embodiment of the present invention, the align marks 15 are easily discernible even though they are formed under the dielectric layer 13 as shown by the enlarged circle in
In the plasma display panel according to the exemplary embodiment of the present invention described above, the dielectric layer is formed using the method described in the following and in such a manner that the align marks are not damaged and are easily discernible.
First, electrodes are formed along one direction of a substrate, and align marks are formed along edges of the substrate. In
After formation of the electrodes, a dielectric paste is deposited on the substrate covering the align marks. One or a mixture of PbO, B2O3, SiO2, Al2O3, BaO, and ZnO, which result in a transparent dielectric material, may be used for the dielectric paste. By using a transparent dielectric material, the align marks are easily discernible therethrough even when covered by the dielectric layer. Following deposition of the dielectric paste on the substrate, the substrate is placed in a drying furnace and the dielectric paste is dried. After the dielectric paste is dried, the substrate is placed in a baking furnace, and baking is performed at a temperature between 350° C. and 580° C. (Celsius) to thereby form the dielectric layer.
By forming the dielectric layer 13 over the align marks 15 using this method, the possibility of the align marks 15 becoming oxidized or discolored during baking of the dielectric paste is significantly reduced, thereby making sealing of the front substrate and the rear substrate of the plasma display panel easy. If, rather than using the conventional screen printing method, a method utilizing a coater or lamination sheet is applied to form the dielectric layer 13, the align marks 15 become even more visible.
Dielectric layer formation methods according to first and second exemplary embodiments of the present invention will be described below with reference to
An advantage of the first and second exemplary embodiments of the present invention described above is that the dielectric layer may be formed as a single layer. That is, in the case of using the coater in the first exemplary embodiment of the present invention, since a thickness of the deposited dielectric paste is adjusted so that a thickness of the dielectric layer resulting from this process may be controlled, the dielectric layer may be formed in a single step without requiring additional dielectric paste deposition, drying, and baking. Accordingly, by forming the dielectric layer on the align marks as a single layer, the transmissivity of light is increased, thereby making the align marks more discernible through the dielectric layer. Ultimately, alignment of the front substrate and the rear substrate may be better performed during sealing of the same.
In the case of using the lamination sheet of the second exemplary embodiment, a thickness of the lamination sheet on which the dielectric paste is deposited is adjusted so that a thickness of the dielectric layer resulting from this process maybe controlled. As a result, the dielectric layer may be formed in a single step without requiring additional dielectric paste deposition, drying, and baking such that the same advantages obtained in the first exemplary embodiment are obtained in the second exemplary embodiment.
As described above, during formation of the dielectric layer on the substrate of the plasma display panel according to the present invention, a new process utilizing a coater or lamination sheet is introduced such that, ultimately, discharge characteristics are improved, and, at the same time, the align marks are prevented from undergoing oxidation and discoloration, thereby making the processes involved in manufacture of the plasma display panel easier.
According to the present invention as described above, since the dielectric paste is deposited on the substrate covering the align marks, oxidation and discoloration of the align marks are prevented during drying and baking of the dielectric layer, thereby preventing a situation where the align marks are difficult to discern. Accordingly, sealing of the front substrate and the rear substrate is made easy.
Further, by forming a transparent dielectric layer on the front substrate of the plasma display panel, the align marks are easily visible through the dielectric layer.
In addition, since the dielectric layer is formed using a coater or lamination sheet, the dielectric layer may be realized as a single layer to make the align marks even more discernible.
Although embodiments of the present invention have been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the present art will still fall within the spirit and scope of the present invention, as defined in the appended claims.
Number | Date | Country | Kind |
---|---|---|---|
10-2003-0086137 | Nov 2003 | KR | national |
Number | Name | Date | Kind |
---|---|---|---|
5541618 | Shinoda | Jul 1996 | A |
5661500 | Shinoda et al. | Aug 1997 | A |
5663741 | Kanazawa | Sep 1997 | A |
5674553 | Shinoda et al. | Oct 1997 | A |
5724054 | Shinoda | Mar 1998 | A |
5786794 | Kishi et al. | Jul 1998 | A |
5876884 | Maeda et al. | Mar 1999 | A |
5952782 | Nanto | Sep 1999 | A |
6232717 | Oida et al. | May 2001 | B1 |
RE37444 | Kanazawa | Nov 2001 | E |
6433489 | Tanaka et al. | Aug 2002 | B1 |
6501526 | Oh | Dec 2002 | B1 |
6630916 | Shinoda | Oct 2003 | B1 |
6707436 | Setoguchi et al. | Mar 2004 | B2 |
20040070342 | Watanabe et al. | Apr 2004 | A1 |
20040072495 | Yonehara et al. | Apr 2004 | A1 |
20050098254 | Yamamoto et al. | May 2005 | A1 |
Number | Date | Country |
---|---|---|
02-148645 | Jun 1990 | JP |
08062597 | Mar 1996 | JP |
2845183 | Oct 1998 | JP |
2917279 | Apr 1999 | JP |
2000-100327 | Apr 2000 | JP |
2001-043804 | Feb 2001 | JP |
2001-325888 | Nov 2001 | JP |
10-2001-0043102 | May 2001 | KR |
Number | Date | Country | |
---|---|---|---|
20050148151 A1 | Jul 2005 | US |