Point-to-point communications link

Abstract

A communications system having two terminals, each including two antennas, the communications system using spatial multiplexing. One antenna of a first terminal transmits a tracking tone along with a data signal. Two antennas in a second terminal receive the tracking tone. The signals from the two antennas are processed by a feed circuit. The feed circuit includes a variable delay circuit and a combiner that forms, at a first difference output, a linear combination, of a signal from the first antenna and a signal from the second antenna, in which the tracking tone is canceled. The variable delay circuit is actively adjusted to maintain this cancellation.

Description

BACKGROUND

1. Field

One or more aspects of embodiments according to the present invention relate to point-to-point radio and microwave communications, and more particularly to a system for multiplexing multiple data streams within a single communications link.

2. Description of Related Art

Communications links are used extensively in military and commercial applications, to transmit various kinds of data. Fiber optic systems have high data rate capacity but require expensive infrastructure to implement. Point-to-point radio frequency (RF) communications systems require little infrastructure but may be limited in data rate capacity due to bandwidth limitations. A point-to-point radio frequency (RF) communications system capable of high data rates may have important commercial applications including providing dedicated data links between multiple facilities of an organization, when the facilities are within line of sight of each other. Thus, there is a need for a system for transmitting high rate data across a point-to-point RF link.

SUMMARY

According to an embodiment of the present invention there is provided a communications system, including: a first antenna configured to transmit a first tracking tone; a second antenna; a third antenna; a fourth antenna; and a feed circuit connected to the third antenna and the fourth antenna, the feed circuit including a first variable delay circuit, a first combiner having a first difference output, and a first math block, the first combiner being operatively coupled to the third antenna and to the fourth antenna, the first combiner being configured to form, at the first difference output, a first linear combination of a signal from the third antenna and a signal from the fourth antenna, the signal from the fourth antenna being delayed by the first variable delay circuit, the first math block being configured to output, at a first control output, a signal proportional to a first delay error, the first delay error being the difference between: a present setting of the first variable delay circuit. and a nulling setting of the first variable delay circuit, for which, in the first linear combination, a first tracking tone contribution is canceled by a second tracking tone contribution, the first and second tracking tone contributions corresponding to the first tracking tone received by the third and fourth antennas respectively, the first control output being operatively coupled to the first variable delay circuit.

In one embodiment, the first tracking tone includes a tone at a carrier frequency, amplitude modulated at a first modulation frequency.

In one embodiment, the first combiner further has a first sum output, and the first combiner is configured to form, at the first sum output, a second linear combination of the signal from the third antenna and the signal from the fourth antenna, the signal from the fourth antenna being delayed by the first variable delay circuit.

In one embodiment, the first math block includes: a first band-pass filter connected to the first sum output; a second band-pass filter connected to the first difference output; a 90-degree coupler connected to the first band-pass filter and the second band-pass filter, a first detector and a second detector connected to two respective outputs of the 90-degree coupler; a third band-pass filter connected to the first detector; a fourth band-pass filter connected to the second detector; and a summing circuit connected to respective outputs of the third band-pass filter and the fourth band-pass filter, a summing output of the summing circuit being connected to the first control output.

In one embodiment, the feed circuit further includes a second variable delay circuit, and the signal from the third antenna is delayed by the second variable delay circuit.

In one embodiment, the second antenna is configured to transmit a second tracking tone; the feed circuit further includes a second variable delay circuit and a second combiner having a second difference output operatively coupled to the third antenna and to the fourth antenna, the second combiner being configured to form, at the second difference output, a third linear combination of a signal from the third antenna and a signal from the fourth antenna, the signal from the third antenna being delayed by the second variable delay circuit; and the feed circuit includes a second math block configured to output, at a second control output, a signal proportional to a second delay error, the second delay error being the difference between: a present setting of the second variable delay circuit and a nulling setting of the second variable delay circuit, for which, in the third linear combination, a third tracking tone contribution is canceled by a fourth tracking tone contribution, the third and fourth tracking tone contributions corresponding to the second tracking tone received by the third and fourth antennas respectively, the second control output being operatively coupled to the second variable delay circuit.

In one embodiment, the second tracking tone includes a tone at the carrier frequency, amplitude modulated at a second modulation frequency.

In one embodiment, the feed circuit further includes a diplexer, having a first frequency-selective port, a second frequency-selective port, and a common port, the diplexer being connected between the third antenna and the first combiner, the diplexer being configured to transmit signals in a first frequency range to the first combiner.

In one embodiment, the first frequency range extends from about 71 GHz to about 76 GHz.

In one embodiment, the feed circuit further includes an orthomode transducer connected between the third antenna and the first combiner, the orthomode transducer being configured to transmit signals having a first linear polarization from the third antenna to the first combiner.

In one embodiment, the third antenna includes a linear-to-circular polarization polarizer.

In one embodiment, the first difference output is connected to a diplexer having a first frequency-selective port, a second frequency-selective port, and a common port, the first difference output being connected to the common port.

In one embodiment, the first frequency-selective port of the diplexer is connected to an input of a modulator demodulator.

In one embodiment, the modulator demodulator includes a mixer connected to the input of the modulator demodulator and a modem chip.

In one embodiment, the modem chip is an application specific integrated circuit.

In one embodiment, the modem chip is configured to demodulate quadrature amplitude modulation.

According to an embodiment of the present invention there is provided a communications system including: a first terminal; and a second terminal, the first terminal being configured to receive, from the second terminal, electromagnetic waves including: a first component, modulated with a first data stream, and having: a first polarization state, a first carrier frequency, and a first direction, and a second component, modulated with a second data stream, and having: a second polarization state, different from the first polarization state, a second carrier frequency, different from the first carrier frequency, and a second direction, different from the first direction.

According to an embodiment of the present invention there is provided a communications system, including: a first antenna; a second antenna; and a feed circuit connected to the first antenna and to the second antenna, the feed circuit having two outputs and including a variable delay circuit, the feed circuit being configured: to form, at a first output of the two outputs, a signal corresponding to a superposition of a signal received by the feed circuit from the first antenna and a signal received by the feed circuit from the second antenna, delayed by the variable delay circuit, and to adjust a delay of the variable delay circuit so as to cancel, at the first output, a signal corresponding to an electromagnetic wave received from a first direction.

BRIEF DESCRIPTION OF THE DRAWINGS

Features, aspects, and embodiments are described in conjunction with the attached drawings, in which:

FIG. 1 is a system level block diagram of a communications system according to an embodiment of the present invention;

FIG. 2A is an enlarged view of a portion of the system of FIG. 1, according to an embodiment of the present invention;

FIG. 2B is an enlarged view of a portion of the system of FIG. 1, according to an embodiment of the present invention;

FIG. 2C is an enlarged view of a portion of the system of FIG. 1, according to an embodiment of the present invention;

FIG. 2D is an enlarged view of a portion of the system of FIG. 1, according to an embodiment of the present invention;

FIG. 3 is a block diagram of an analog spatial multiplexer, according to an embodiment of the present invention;

FIG. 4 is a block diagram of an analog spatial multiplexer, according to an embodiment of the present invention; and

FIG. 5 is a block diagram of an analog spatial multiplexer, according to an embodiment of the present invention.

DETAILED DESCRIPTION

The detailed description set forth below in connection with the appended drawings is intended as a description of exemplary embodiments of a point-to-point communications link utilizing frequency multiplexing, polarization multiplexing and spatial multiplexing provided in accordance with the present invention and is not intended to represent the only forms in which the present invention may be constructed or utilized. The description sets forth the features of the present invention in connection with the illustrated embodiments. It is to be understood, however, that the same or equivalent functions and structures may be accomplished by different embodiments that are also intended to be encompassed within the spirit and scope of the invention. As denoted elsewhere herein, like element numbers are intended to indicate like elements or features.

In the design and operation of (free space) radio frequency (RF) point-to-point communications links, spectrum availability may limit the data rates achievable. E-band (60 GHz to 90 GHz) may for example provide point-to-point spectrum totaling 10 GHz, allocated by the Federal Communications Commission (FCC), in 71-76 GHz and 81-86 GHz sub-bands. Modem technologies that utilize higher-order modulation may improve data rates within these sub-bands. The data rates of available modems may also affect the data rate of a point-to-point link. Higher data rate modems may be based on field-programmable gate array (FPGA) technology, resulting in higher joules/bit and higher cost/bit. Modem technology using application specific integrated circuit (ASIC) technology may provide lower joules/bit and cost/bit than its FPGA counterpart. ASIC-based modem-on-a-chip technology, however, may provide lower data rates than FPGA modems, e.g., because state-of-the art modem implementations may be tested using FPGAs before an ASIC is designed.

In one embodiment, a single link may be configured to carry data at 8 times the data rate of a single modem, using a combination of frequency multiplexing, polarization multiplexing, and spatial multiplexing, each providing a factor of 2 increase in data rate. As used herein, the terms “radio frequency” and “RF” include all frequencies suitable for use in directional point-to-point links, e.g., frequencies between 1 MHz and 1,000 GHz.

Referring to FIG. 1, in one embodiment, the link may connect two terminals, one at each end of the link. The two terminals may be separated by a distance referred to as the length of the link. Each terminal may have two antennas; the first terminal may have a first antenna 110 and a second antenna 115, and the second terminal may have a first antenna 120 and a second antenna 125. Each antenna may include a feed horn, a linear-to-circular polarization polarizer, and a reflector. The four antennas in the two terminals may be substantially identical, and may have similar angular beam widths. The antennas in either terminal may be separated by a distance that is small compared to the angular beam width times the length of the link.

Referring to FIGS. 2A-D, in one embodiment four frequency bands are used, two frequency bands (centered on 72.3 GHz and 74.7 GHz, respectively) for transmissions from the first terminal to the second terminal and two frequency bands (centered on 82.3 GHz and 84.7 GHz, respectively) for transmissions from the second terminal to the first terminal. The use of two different bands in each path doubles the data capacity of the channel, and the use of different frequencies in the two directions provides frequency isolation between the transmitted and received signals at each terminal.

Moreover, two polarizations are used in each path, at each frequency, providing a further doubling of the data capacity. In one embodiment, two circular polarizations (i.e., right-handed circular polarization (CP) and left-handed circular polarization) are used. These polarizations may be formed from linearly polarized (e.g., vertical or horizontally polarized) waves traveling out of each antenna feed horn by a respective linear-to-CP polarizer. The same linear-to-CP polarizer may convert received circularly polarized waves to linearly polarized waves. Different linear polarizations on the waveguide side of the feed horn may be separated (for received waves) or combined (for transmitted waves) by an orthomode transducer (OMT).

Referring to FIG. 2A, the feed circuit for one of the four antennas includes a polarization multiplexer section 220, a transmit/receive diplexer section 225, a spatial multiplexer section 230, a frequency multiplexer section 235, and a modulator demodulator section 240. In the polarization multiplexer section 220, received vertically polarized and horizontally polarized waves from the feed horn are separated and directed by an orthomode transducer (OMT) to two different respective branches of the feed circuit. Vertically polarized and horizontally polarized waves from two different respective branches of the feed circuit, propagating in the transmitting direction, are combined into a feed signal for the feed horn. In the transmit/receive diplexer section 225 each of two diplexers directs received waves from the OMT, in the receive frequency band (e.g., 81-86 GHz for the first terminal) into a receive path, and directs waves to be transmitted in the transmit frequency band (e.g., 71-76 GHz for the first terminal) from a transmit path to the OMT.

In the spatial multiplexer section 230, an analog spatial multiplexer 232 forms combinations of the signal from the two antennas 110, 115 in the first terminal, in a manner such that one combination cancels or nulls the signal from the first antenna 120 of the second terminal, and the other combination nulls the signal from the second antenna 125 of the second terminal. The nulling may be achieved using, in each combination, a delayed signal from one of the antennas contributing to the combination, the delay being adjustable to provide the desired null.

In the frequency multiplexer section 235, modulated signals, from respective modems, to be transmitted in two respective sub-bands (e.g., within the 71-76 GHz band, signals in a first 71.3-73.3 GHz sub-band and in a second 73.7-75.7 GHz sub-band) are combined in each of two diplexers, and received signals in two respective sub-bands (e.g., within the 81-86 GHz band, signals in a first 81.3-83.3 GHz sub-band and in a second 83.7-85.7 GHz sub-band) are split in each of two additional diplexers, and sent to respective modems.

In the modulator demodulator section, each of a plurality of integrated circuits (e.g., ASICs) referred to herein as modem chips (e.g., each being a 10 GBPS 64-QAM Modem-on-a-chip as illustrated in FIG. 2A) may receive a digital data stream and convert it to a modulation signal (e.g., a quadrature amplitude modulation (QAM) signal) which is then used to drive an in-phase (“I”) mixer and a quadrature (“Q”) mixer, to form a modulated RF signal. In the receiving direction, an in-phase (“I”) mixer and a quadrature (“Q”) mixer receive a received RF signal and demodulate it to form a modulation signal (e.g., a received QAM signal) which is then converted, by the modem chip, into a digital data stream. The local oscillator (LO) inputs of the mixers may be driven by respective in-phase and quadrature local oscillator signals generated by a respective oscillator (e.g., LO1, LO2, etc., in FIG. 2A) and a 90 degree hybrid. Each combination of a modem chip with a transmitting I/Q mixer pair and a receiving I/Q mixer pair is an RF modulator demodulator.

Referring to FIG. 3, as mentioned above, each analog spatial multiplexer 232 forms combinations of the signal from two antennas, in a manner such that one combination nulls the signal from the first antenna of the other terminal, and the other combination nulls the signal from the second antenna of the other terminal. The nulling may be achieved using a variable delay circuit 315. Each of the variable delay circuits 315 may be adjusted to provide a signal delay that will result in the receiving antenna pattern having a null in the direction of one of the transmitting antennas in the other terminal. The delay circuit characteristics may change with time or with temperature, or other characteristics of the link may change, so that the direction of the null may change with time. In one embodiment periodic manual adjustments are made to the variable delay circuits 315 to restore the direction of the null. In some situations, e.g., if one of the links is on a moving platform, such as an aircraft, manual adjustment of the delay may not result in acceptable performance, and the variable delay circuits 315 may instead be adjusted in real time by a feedback circuit that controls the variable delays, using an analog delta/sum processor or “math block” to continually derive optimal time delay settings. Such a control system may have a loop bandwidth of order 1 kHz or more, i.e., the effective time interval over which the delay is adjusted may be of order 1 ms or less.

Referring to FIG. 3, in one embodiment two waveforms, x₁ and x₂, are transmitted through a 2×2 multiple input multiple output (MIMO) channel. Two corresponding waveforms, y₁ and y₂, are received as shown. The y₁ and y₂ waveforms are each a mixture of the x₁ and x₂ waveforms. The analog spatial multiplexer 232 includes an in-phase 3 dB splitter that splits each receive signal, sending a portion to each of the two 180 degree combiners, one of the portions being time delayed, by a respective variable delay circuit 315. Each combiner then produces a “difference” signal (Δ₁ or Δ₂), that contains only one of the two transmitted waveforms x₁ and x₂, the contributions of the other waveform, at the output of the combiner, canceling each other. For example, in the Δ₁ signal at the corresponding output of the channel 1 combiner, the contribution of the x₂ signal received through the second antenna cancels the contribution of the x₂ signal received through the first antenna.

The analog spatial multiplexer recovers the original x₁ and x₂ waveforms, by generating four receive antenna patterns Σ₁, Δ₁, Σ₂ and Δ₂. The Σ₁ and Σ₂ pattern peaks may be aligned with Δ₁, and Δ₂ pattern nulls, respectively, as illustrated in FIG. 3, e.g., if the separation d between the receiving antennas is d=sqrt((n+1/2)λ R), where n is a positive integer, λ is the wavelength of the received waves, and R is the length of the link. The Σ₁, Δ₁, Σ₂ and Δ₂ patterns are electronically steered by changing the τ₂ and τ₁ time delays, respectively, within the analog spatial multiplexer. The analog spatial multiplexer points the Σ₁ and Δ₁ receive antenna patterns at the x₂ transmit antenna and points the Σ₂ and Δ₂ receive antenna patterns at the x₁ transmit antenna, as shown. When this condition is met, the Δ₁ and Δ₂ outputs are functions only of x₁ and x₂, respectively. The antenna beams are aligned to these conditions when the time delays in the analog spatial multiplexer are adjusted to τ₁=(R₂₁−R₁₁)/c and τ₂=(R₁₂−R₂₂)/c, where c is the speed of light. The analog spatial multiplexer determines the time delay error using an analog Δ/Σ circuit. The mathematical basis behind the analog spatial multiplexer is explained in further detail below.

In one embodiment, the analog spatial multiplexer is implemented at IF with electronically adjustable time delays capable of +/−60 ps. This may be sufficient to remove fast receiver platform vibrations and slight differential channel effects due to atmospheric scintillation. In a flight application, airframe flexure, and attitude (pitch, roll, and yaw) variances may require several nanoseconds of adjustment for these time delays.

FIG. 4 illustrates the function of the analog spatial multiplexer used in conjunction with 2×2 MIMO. In one embodiment, two data signals (e.g., signals formed by modulation, by a modulator demodulator, of an RF carrier), x_1s and x_2s, are centered at a frequency ω₀. Tracking tones x_1p and x_2p consisting of a ω₀ tone amplitude modulated at ω₁ and ω₂, respectively, are injected in the data signals. As a result, the channel 1 and 2 total signals are x₁=x_1s+x_1p and x₂=x_2s+x_2p, respectively.

The x₁ and x₂ signals are transmitted over the 2×2 MIMO channel as shown and received as y₁ and y₂ (up and down conversion to and from RF is implied). The relationship between y₁, y₂ and x₁, x₂ is

$\begin{array}{cc}\left[\begin{array}{c}{y}_1\\ y_2\end{array}\right]=A\left[\begin{array}{cc}{e}^{-j{K}_o{R}_{11}}& e^{-j{K}_o{R}_{12}}\\ e^{-j{K}_o{R}_{21}}& e^{-j{K}_o{R}_{22}}\end{array}\right]\left[\begin{array}{c}{x}_1\\ x_2\end{array}\right]& \left(1\right)\end{array}$

where R₁₁, R₁₂, R₂₁, and R₂₂ are the distances between transmit and receive antennas as shown and K₀ is the wave number 2π/λ. “A” is a constant that includes common 1/R² and atmospheric channel losses. The analog spatial multiplexer creates Σ and Δ functions defined by

$\begin{array}{cc}\left[\begin{array}{c}{\Sigma }_1\\ {\Sigma }_2\end{array}\right]=\frac{1}{2}\left[\begin{array}{cc}1& e^{-j{\mathrm{\omega \tau }}_2}\\ e^{-j{\mathrm{\omega \tau }}_1}& 1\end{array}\right]\left[\begin{array}{c}{y}_1\\ y_2\end{array}\right],\mathrm{and}& \left(2\right)\\ \left[\begin{array}{c}{\Delta }_1\\ {\Delta }_2\end{array}\right]=\frac{1}{2}\left[\begin{array}{cc}1& -e^{-j{\mathrm{\omega \tau }}_2}\\ -e^{-j{\mathrm{\omega \tau }}_1}& 1\end{array}\right]\left[\begin{array}{c}{y}_1\\ y_2\end{array}\right].& \left(3\right)\end{array}$

Combining Equations (1) and (3), the relationship between Δ₁, Δ₂ and x₁, x₂ is found to be

$\begin{array}{cc}\left[\begin{array}{c}{\Delta }_1\\ {\Delta }_2\end{array}\right]=\frac{A}{2}\left[\begin{array}{cc}{e}^{-j{K}_o{R}_{11}}-e^{-j\left(K_o{R}_{21}+{\mathrm{\omega \tau }}_2\right)}& e^{-j{K}_o{R}_{12}}-e^{-j\left(K_o{R}_{22}+{\mathrm{\omega \tau }}_2\right)}\\ e^{-j{K}_o{R}_{21}}-e^{-j\left(K_o{R}_{11}+{\mathrm{\omega \tau }}_1\right)}& e^{-j{K}_o{R}_{22}}-e^{-j\left(K_o{R}_{12}+{\mathrm{\omega \tau }}_1\right)}\end{array}\right]\left[\begin{array}{c}{x}_1\\ x_2\end{array}\right]& \left(4\right)\end{array}$

Δ₁ can be made to be a function of only x₁ and Δ₂ can be made to be a function of only x₂ by making the non-diagonal terms of (4) equal to zero. This happens when the time delays are τ₁=(R₂₁−R₁₁)/c and τ₂=(R₁₂−R₂₂)/c where c is the speed of light. If instead the time delays τ₁ and τ₂ have small time errors δ₁ and δ₂, thenτ₁=(R₂₁−R₁₁)/c+δ₁, and  (5)τ₂=(R₁₂−R₂₂)/c+δ₂.  (6)

Inserting (5) and (6) into (4) yields

$\begin{array}{cc}\left[\begin{array}{c}{\Delta }_1\\ {\Delta }_2\end{array}\right]\cong \frac{A}{2}\left[\begin{array}{cc}\left(1-G\right)e^{-j{K}_o{R}_{11}}& j{\mathrm{\omega \delta }}_2{e}^{-j{K}_o{R}_{12}}\\ j{\mathrm{\omega \delta }}_1{e}^{-j{K}_o{R}_{21}}& \left(1-G\right)e^{-j{K}_o{R}_{22}}\end{array}\right]\left[\begin{array}{c}{x}_1\\ x_2\end{array}\right],& \left(7\right)\end{array}$

where G=e^{−jK0(R21−R11+R12−R22)}. The quantity |1−G| is the MIMO processing gain and is equal to 2 at the Rayleigh range. For the time delays assumed in (5) and (6), it can similarly be shown that

$\begin{array}{cc}\left[\begin{array}{c}{\Sigma }_1\\ {\Sigma }_2\end{array}\right]\cong \frac{A}{2}\left[\begin{array}{cc}\left(1+G\right)e^{-j{K}_o{R}_{11}}& 2e^{-j{K}_o{R}_{12}}\\ 2e^{-j{K}_o{R}_{21}}& \left(1+G\right)e^{-j{K}_o{R}_{22}}\end{array}\right]\left[\begin{array}{c}{x}_1\\ x_2\end{array}\right].& \left(8\right)\end{array}$

In one embodiment the channel 1 math block or “Δ/Σ math circuit” of FIG. 5 enables the analog spatial multiplexer to continually drive the time delay error δ₂, to zero, and a similar math block may be used in channel 2 to drive the time delay error δ₁ to zero. The math blocks operate only on the tracking signals. As such, the Σ (or “sum”) and Δ (or “difference”) signals are band-pass filtered at ω₀ by first and second band-pass filters 510, 515 as shown, passing only x_1p and x_2p components. These signals are then run through a 90° coupler 520 to yield Σ−jΔ and Δ−jΣ as shown in FIG. 5.

For the channel 1 Δ/Σ math circuit, it can be shown from (7) and (8) that

$\begin{array}{cc}{\Sigma }_1-j{\Delta }_1=\frac{A}{2}\left(x_{1p}\left(1+G\right)e^{-j{K}_o{R}_{11}}+x_{2p}2e^{-j{K}_o{R}_{12}}\right)-j\frac{A}{2}\left(x_{1p}\left(1-G\right)e^{-j{K}_o{R}_{11}}+x_{2p}j{\omega }_{\mathrm{IF}}{\delta }_2{e}^{-j{K}_o{R}_{12}}\right),\mathrm{and}& \left(9\right)\\ {\Delta }_1-j{\Sigma }_1=\frac{A}{2}\left(x_{1p}\left(1-G\right)e^{-j{K}_o{R}_{11}}+x_{2p}j{\omega }_{\mathrm{IF}}{\delta }_2{e}^{-j{K}_o{R}_{12}}\right)-j\frac{A}{2}\left(x_{1p}\left(1+G\right)e^{-j{K}_o{R}_{11}}+x_{2p}2e^{-j{K}_o{R}_{12}}\right)& \left(10\right)\end{array}$

These signals are then envelope detected by two respective detectors 522, 523. The envelope of (9) and (10) is the original ω₁ and ω₂ tracking signal modulation for channels 1 and 2, respectively. Therefore, passing the envelope of (9) and (10) through a band-pass filter centered at ω₂ results in

$\begin{array}{cc}{\Sigma }_1-j{\Delta }_1=\frac{A}{2}\left(2+{\omega }_{\mathrm{IF}}{\delta }_2\right),\mathrm{and}& \left(11\right)\\ {\Delta }_1-j{\Sigma }_1=\frac{A}{2}\left({\omega }_{\mathrm{IF}}{\delta }_2-2\right).& \left(12\right)\end{array}$

Performing a final subtraction yields the output of the channel 1 Δ/Σ math circuit,Channel 1 Δ/Σ Math Output=|Δ₁−jΣ₁|−|Σ₁−jΔ₁|=Aω_IFδ₂∝δ₂,  (134)

a value proportional to the τ₂ time delay error. As such, the channel 1 math block only processes the tracking tone emitted by the channel 2 transmitter. Likewise, the output of the channel 2 Δ/Σ math circuit can be shown to beChannel 2 Δ/Σ Math Output=|Δ₂−jΣ₂|−|Σ₂−jΔ₂|=Aω_IFδ₁∝δ₁,  (144)

a value proportional to the τ₁ time delay error.

A feedback circuit 320, which may contain an amplifier and a loop-shaping filter such as an integrator, may then be used to control the τ₂ time delay, to continuously hold the channel 1 receive null pattern on the channel 2 transmit antenna. Similarly the output of the channel 2 math block may be used to control the τ₁ time delay, to continuously hold the channel 2 receive null pattern on the channel 1 transmit antenna; in this manner the unintended channel signals are driven to zero.

The variable time delay circuits 315 may be implemented using an electronic time delay chip. A commercial off-the-shelf (COTS) chip that may be used as a time delay chip is the HMC910LC4B manufactured by Analog Devices of Norwood, Mass. (formerly manufactured by Hittite Microwave). This chip operates from DC to 24 GHz and has a minimum continuously-variable time delay range of 60 ps (depending on the frequency of operation). The control voltage of the time delay has a modulation bandwidth of 10 MHz. The chip also has built in temperature compensation as well as a sufficiently low random jitter to ensure sufficient stability for tracking applications. The HMC910LC4B chip may have relative time delay flatness of better than 0.02 ps in a 2 GHz band, where only a flatness of better than 0.1 ps may be needed to achieve acceptable levels of spatial isolation.

Although the HMC910LC4B chip only has 60 ps of delay range, this may be sufficient for tracking a fixed MIMO channel near the Rayleigh range. The diagram in FIG. 3 only shows two variable delay circuits 315; in one embodiment a variable delay circuit 315 is used in each of the four signal paths. This maintains the circuit symmetry and balance such that any hardware related frequency responses are duplicated on each path, which may improve the degree of cancellation at the 180 degree combiner. In addition, the total time delay adjustment is doubled, e.g., to +/−60 ps. In one embodiment, the level of spatial suppression supplied by the analog spatial multiplexer is at least 27 dB, which may provide an adequate signal to interference ratio to operate QAM-64. A tracking tone power 15 dB below the total power of the data signal may be used. Demodulation of this composite signal using an ASIC modem may result in acceptably low (e.g., 0.2 dB) degradation in error vector magnitude (EVM).

Although limited embodiments of a point-to-point communications link utilizing frequency multiplexing, polarization multiplexing and spatial multiplexing have been specifically described and illustrated herein, many modifications and variations will be apparent to those skilled in the art. Accordingly, it is to be understood that a point-to-point communications link utilizing frequency multiplexing, polarization multiplexing and spatial multiplexing employed according to principles of this invention may be embodied other than as specifically described herein. The invention is also defined in the following claims, and equivalents thereof.

Claims

1. A communications system, comprising: a first terminal comprising: a first antenna configured to transmit a first tracking tone;a second antenna; anda second terminal comprising: a third antenna;a fourth antenna; anda feed circuit connected to the third antenna and the fourth antenna,the feed circuit comprising: a first variable delay circuit;a first combiner having a first difference output;a first math block; anda feedback circuit,the first combiner being operatively coupled to the third antenna and to the fourth antenna, the first combiner being configured to form, at the first difference output, a first linear combination of a signal from the third antenna and a signal from the fourth antenna, the signal from the fourth antenna being delayed by the first variable delay circuit,the first math block being configured to output, at a first control output, a signal proportional to a first delay error, the first delay error being the difference between: a present setting of the first variable delay circuit, anda nulling setting of the first variable delay circuit, for which, in the first linear combination, a first tracking tone contribution is canceled by a second tracking tone contribution, the first and second tracking tone contributions corresponding to the first tracking tone received by the third and fourth antennas respectively,the feedback circuit being configured to provide real time feedback from the first control output to the first variable delay circuit.

2. The system of claim 1, wherein the first tracking tone comprises a tone at a carrier frequency, amplitude modulated at a first modulation frequency.

3. The system of claim 2, wherein: the first combiner further has a first sum output, andthe first combiner is configured to form, at the first sum output, a second linear combination of the signal from the third antenna and the signal from the fourth antenna, the signal from the fourth antenna being delayed by the first variable delay circuit.

4. The system of claim 3, wherein the first math block comprises: a first band-pass filter connected to the first sum output;a second band-pass filter connected to the first difference output;a 90-degree coupler connected to the first band-pass filter and the second band-pass filter,a first detector and a second detector connected to two respective outputs of the 90-degree coupler;a third band-pass filter connected to the first detector;a fourth band-pass filter connected to the second detector; anda summing circuit connected to respective outputs of the third band-pass filter and the fourth band-pass filter, a summing output of the summing circuit being connected to the first control output.

5. The system of claim 1, wherein: the feed circuit further comprises a second variable delay circuit, andthe signal from the third antenna is delayed by the second variable delay circuit.

6. The system of claim 1, wherein: the second antenna is configured to transmit a second tracking tone;the feed circuit further comprises a second variable delay circuit and a second combiner having a second difference output operatively coupled to the third antenna and to the fourth antenna, the second combiner being configured to form, at the second difference output, a third linear combination of a signal from the third antenna and a signal from the fourth antenna, the signal from the third antenna being delayed by the second variable delay circuit; andthe feed circuit comprises a second math block configured to output, at a second control output, a signal proportional to a second delay error, the second delay error being the difference between: a present setting of the second variable delay circuit anda nulling setting of the second variable delay circuit, for which, in the third linear combination, a third tracking tone contribution is canceled by a fourth tracking tone contribution, the third and fourth tracking tone contributions corresponding to the second tracking tone received by the third and fourth antennas respectively,the second control output being operatively coupled to the second variable delay circuit.

7. The system of claim 6, wherein: the first tracking tone comprises a tone at a carrier frequency, amplitude modulated at a first modulation frequency; andthe second tracking tone comprises a tone at the carrier frequency, amplitude modulated at a second modulation frequency.

8. The system of claim 1, wherein the feed circuit further comprises a diplexer, having a first frequency-selective port, a second frequency-selective port, and a common port, the diplexer being connected between the third antenna and the first combiner, the diplexer being configured to transmit signals in a first frequency range to the first combiner.

9. The system of claim 8, wherein the first frequency range has a lower bound at about 71 GHz and an upper bound at about 76 GHz.

10. The system of claim 1, wherein the feed circuit further comprises an orthomode transducer connected between the third antenna and the first combiner, the orthomode transducer being configured to transmit signals having a first linear polarization from the third antenna to the first combiner.

11. The system of claim 10, wherein the third antenna comprises a linear-to-circular polarization polarizer.

12. The system of claim 1, wherein the first difference output is connected to a diplexer having a first frequency-selective port, a second frequency-selective port, and a common port, the first difference output being connected to the common port.

13. The system of claim 12, wherein the first frequency-selective port of the diplexer is connected to an input of a modulator demodulator.

14. The system of claim 13, wherein the modulator demodulator comprises a mixer connected to the input of the modulator demodulator and a modem chip.

15. The system of claim 14, wherein the modem chip is an application specific integrated circuit.

16. The system of claim 15, wherein the modem chip is configured to demodulate quadrature amplitude modulation.

17. A communications system, comprising: a first terminal including: a first antenna;a second antenna; anda feed circuit connected to the first antenna and to the second antenna,the feed circuit having two outputs and comprising a variable delay circuit, and a feedback circuit, the feed circuit being configured: to form, at a first output of the two outputs, a signal corresponding to a superposition of a signal received by the feed circuit from the first antenna anda signal received by the feed circuit from the second antenna, delayed by the variable delay circuit, andthe feedback circuit being configured to provide real time feedback to the first variable delay circuit to adjust a delay of the variable delay circuit so as to cancel, at the first output, a signal corresponding to an electromagnetic wave received from a first direction.

18. The communications system of claim 17, further comprising: a second terminal,the first terminal being configured to receive, from the second terminal, electromagnetic waves including: a first component, modulated with a first data stream, and having: a first polarization state,a first carrier frequency, anda first direction, anda second component, modulated with a second data stream, and having: a second polarization state, different from the first polarization state,a second carrier frequency, different from the first carrier frequency, anda second direction, different from the first direction.

19. A communications system, comprising: a first antenna configured to transmit a first tracking tone;a second antenna;a third antenna;a fourth antenna; anda feed circuit connected to the third antenna and the fourth antenna,the feed circuit comprising a first variable delay circuit, a first combiner having a first difference output, and a first math block,the first combiner being operatively coupled to the third antenna and to the fourth antenna, the first combiner being configured to form, at the first difference output, a first linear combination of a signal from the third antenna and a signal from the fourth antenna, the signal from the fourth antenna being delayed by the first variable delay circuit,the first math block being configured to output, at a first control output, a signal proportional to a first delay error, the first delay error being the difference between: a present setting of the first variable delay circuit. anda nulling setting of the first variable delay circuit, for which, in the first linear combination, a first tracking tone contribution is canceled by a second tracking tone contribution, the first and second tracking tone contributions corresponding to the first tracking tone received by the third and fourth antennas respectively,the first control output being operatively coupled to the first variable delay circuit,wherein the feed circuit further comprises a diplexer, having a first frequency-selective port, a second frequency-selective port, and a common port, the diplexer being connected between the third antenna and the first combiner, the diplexer being configured to transmit signals in a first frequency range to the first combiner,wherein the first frequency range has a lower bound at about 71 GHz and an upper bound at about 76 GHz.